DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 219
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 219 of 530
- Download datasheet (16Mb)
Table 6–2. LVDS Channels Supported in Stratix V GS Devices
Table 6–3. LVDS Channels Supported in Stratix V GT and E Devices
Notes to
(1) The LVDS channel count does not include dedicated clock input pins.
(2) The number of LVDS receiver (RX) and transmitter (TX) channels are preliminary.
(3) For more information about the clock region, refer to the
Notes to
(1) The LVDS channel count does not include dedicated clock input pins.
(2) The number of LVDS receiver (RX) and transmitter (TX) channels are preliminary.
(3) For more information about the clock region, refer to the
True LVDS Input Buffers,
Emulated LVDS Output
Emulated LVDS Output buffers, eTX
True LVDS Output
Clock Region
True LVDS Output Buffers, TX
I/O Bank Side
True LVDS Input Buffers, RX
buffers, eTX
Buffers, TX
Table
Table
Device
RX
Clock Region
I/O Bank Side
6–2:
6–3:
Device
(3)
(3)
42
42
84
Top
39
39
78
5SGSD2
42
42
84
Bottom
Left
39
39
78
108
54
54
Top
42
42
84
Right
Top
102
51
51
“Fractional PLLs and Stratix V Clocking” on page
“Fractional PLLs and Stratix V Clocking” on page
39
39
78
5SGTC5
5SGSD3
42
42
84
Bottom
Left
108
54
54
Bottom
(Note
39
39
78
Right
102
51
51
42
42
84
1), (2)—Preliminary
(Note
Top
39
39
78
5SGSD4
1), (2)—Preliminary
Left
108
54
54
42
42
84
Bottom
Top
Right
102
39
39
78
51
51
5SGTC7
42
42
84
Top
Left
108
54
54
6–22.
6–22.
Bottom
39
39
78
5SGSD5
Right
42
42
84
102
Bottom
51
51
39
39
78
Left
100
47
53
44
50
94
Top
Top
45
47
92
Right
43
49
92
5SEE9
38
44
82
5SGSD6
Bottom
Left
100
47
53
45
47
92
Bottom
25
31
56
Right
Right
43
43
92
26
32
58
Left
100
44
50
94
47
53
Top
Top
45
47
92
Right
43
49
92
38
44
82
5SGSD8
5SEEB
Bottom
45
47
92
Left
100
47
53
Bottom
25
31
56
Right
Right
43
43
92
26
32
58
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX230N](/photos/28/41/284156/dk-dev-4sgx230n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: