DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 31
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 31 of 530
- Download datasheet (16Mb)
Chapter 2: DC and Switching Characteristics for Stratix V Devices
Electrical Characteristics
Table 2–3. Recommended Operating Conditions for Stratix V Devices—Preliminary
May 2011 Altera Corporation
V
V
V
V
V
V
V
V
V
V
V
T
t
Notes to
(1) V
(2) If you do not use the design security feature in Stratix V devices, connect V
(3) Each power supply must reach the recommended operating range within 200 µs.
RAMP
J
CC
CCPT
CCAUX
CCPD
CCIO
CCPGM
CCA_FPLL
CCD_FPLL
CCBAT
I
O
Symbol
monitors V
CCPD
(3)
(1)
(2)
Table
must be 2.5 V when V
CCBAT
2–3:
Core voltage and periphery circuitry power
supply
Power supply for programmable power
technology
Auxiliary supply for the programmable
power technology
I/O pre-driver (3.0 V) power supply
I/O pre-driver (2.5 V) power supply
I/O buffers (3.0 V) power supply
I/O buffers (2.5 V) power supply
I/O buffers (1.8 V) power supply
I/O buffers (1.5 V) power supply
I/O buffers (1.35 V) power supply
I/O buffers (1.25 V) power supply
I/O buffers (1.2 V) power supply
Configuration pins (3.0 V) power supply
Configuration pins (2.5 V) power supply
Configuration pins (1.8 V) power supply
PLL analog voltage regulator power supply
PLL digital voltage regulator power supply
Battery back-up power supply (For design
security volatile key register)
DC input voltage
Output voltage
Operating junction temperature
Power supply ramp time
. Stratix V devices will not exit POR if V
Recommended Operating Conditions
This section lists the functional operating limits for the AC and DC parameters for
Stratix V devices.
from Stratix V devices. Power supply ramps must all be strictly monotonic, without
plateaus.
CCIO
Description
is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V
Table 2–3
CCBAT
stays at logic low.
lists the steady-state voltage and current values expected
(PORSEL=0)
(PORSEL=1)
Normal POR
Commercial
Condition
Industrial
Fast POR
CCPD
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
must be 3.0 V when V
CCBAT
Stratix V Device Handbook Volume 1: Overview and Datasheet
to a 2.5- or 3.0-V power supply. Stratix V POR circuitry
Minimum
200 µs
200 µs
2.375
1.425
1.283
2.375
2.375
2.375
2.375
2.85
1.71
1.19
1.14
–0.5
0.82
1.45
2.85
2.85
1.71
1.45
–40
1.2
0
0
CCIO
is 3.0 V.
Typical
0.85
1.50
1.35
1.25
2.5
3.0
2.5
3.0
2.5
1.8
1.5
1.2
3.0
2.5
1.8
2.5
1.5
—
—
—
—
—
—
—
Maximum
100 ms
2.625
1.575
2.625
2.625
2.625
2.625
V
4 ms
3.15
1.89
1.45
1.31
1.26
0.88
1.55
3.15
3.15
1.89
1.55
100
3.6
3.0
85
CCIO
Unit
—
—
°C
°C
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
2–3
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: