DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 323
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 323 of 530
- Download datasheet (16Mb)
Chapter 9: Configuration, Design Security, and Remote System Upgrades in Stratix V Devices
Configuration Data Decompression
May 2011 Altera Corporation
1
You can also enable compression when creating programming files from the Convert
Programming Files window. To do this, follow these steps:
1. On the File menu, click Convert Programming Files.
2. Select the programming file type (.pof, .sram, .hex, .hexout, .rbf, or .ttf).
3. For POF output files, select a configuration device.
4. In the Input files to convert box, select SOF Data.
5. Select Add File and add a Stratix V device .sof.
6. Select the name of the file you added to the SOF Data area and click Properties.
7. Check the Compression check box.
If you are using a serial configuration scheme, AS ×1 or PS, for multi-device
configuration, you can selectively enable the compression feature for each device in
the chain.
device has compression enabled and therefore receives compressed data from the
external host. The second Stratix V device has the compression feature disabled and
receives uncompressed data.
For FPP configuration schemes, a combination of compressed and uncompressed
configuration in the same multi-device chain is not allowed due to the difference of
the DCLK-to-DATA[] ratio.
Figure 9–25. Compressed and Uncompressed Serial Configuration Data in the Same
Configuration File
Note to
(1) The configuration for this setup can be generated from the Convert Programming Files menu in the Quartus II
software.
Figure
Figure 9–25
GND
Configuration
9–25:
Compressed
Data
nCE
Decompression
(Note 1)
Controller
Stratix V
Device
shows a chain of two Stratix V devices. The first Stratix V
nCEO
Uncompressed
Configuration
Data
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
nCE
Stratix V
Device
Serial Configuration Data
nCEO
N.C.
EPCS, EPCQ, or
External Host
9–43
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: