DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 203
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 203 of 530
- Download datasheet (16Mb)
Chapter 5: I/O Features in Stratix V Devices
Termination Schemes for I/O Standards
Figure 5–14. HSTL I/O Standard Termination
Note to
(1) This is not applicable for HSUL-12 I/O standard.
May 2011 Altera Corporation
Bi-Directional
OCT Transmit
OCT Receive
Termination
Termination
On-Board
External
OCT in
Pins
Figure
Stratix V
Series OCT 50 Ω
5–14:
OCT 50 Ω
1
Series
Transmitter
Transmitter
Transmitter
Stratix V
Figure 5–14
You cannot use R
“Dynamic OCT” on page
V
GND
CCIO
100 Ω
100 Ω
HSTL Class I
50 Ω
50 Ω
V
50 Ω
shows the details of HSTL I/O termination on Stratix V devices.
50 Ω
REF
V
V
50 Ω
50 Ω
REF
REF
V
V
TT
TT
S
and R
(Note 1)
V
GND
CCIO
V
GND
CCIO
100 Ω
100 Ω
100 Ω
100 Ω
T
Receiver
Receiver
Receiver
Stratix V
5–19.
OCT simultaneously. For more information, refer to
OCT 50 Ω
Series
Parallel OCT
Stratix V
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
Stratix V
Series OCT 25 Ω
OCT 25 Ω
Series
Transmitter
Transmitter
Transmitter
Stratix V
V
GND
CCIO
100 Ω
100 Ω
V
V
TT
V
TT
TT
50 Ω
50 Ω
50 Ω
HSTL Class II
50 Ω
50 Ω
50 Ω
50 Ω
V
REF
V
V
REF
REF
50 Ω
50 Ω
V
V
TT
TT
V
GND
CCIO
V
GND
CCIO
100 Ω
100 Ω
100 Ω
100 Ω
Receiver
Receiver
Receiver
Stratix V
OCT 25 Ω
Series
Parallel OCT
Stratix V
5–27
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: