DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 253
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 253 of 530
- Download datasheet (16Mb)
Chapter 7: External Memory Interfaces in Stratix V Devices
Stratix V External Memory Interface Features
Figure 7–4. DQS/CQ and CQn Pins and DQS Phase-Shift Circuitry
Note to
(1) You can configure each DQS/CQ and CQn pin with a phase shift based on one of two possible DLL output settings.
(2) This transceiver block is applicable to all Stratix V devices except for Stratix V E devices.
May 2011 Altera Corporation
Figure
7–4:
Phase-Shift
Phase-Shift
Reference
Reference
Circuitry
Circuitry
Clock
DQS
Clock
DQS
DLL
DLL
Figure 7–4
CQn pins in the device, where memory interfaces are supported on all sides of the
Stratix V device. For possible reference input clock pins for each DLL, refer to
“Delay-Locked Loop” on page
DQS phase-shift circuitry is connected to the DQS logic blocks that control each
DQS/CQ or CQn pin. DQS logic blocks allow the DQS delay settings to be updated
concurrently at every DQS/CQ or CQn pin.
to IOE
CQn
Pin
Δt
DQS/CQ
shows how the DQS phase-shift circuitry is connected to the DQS/CQ and
to IOE
Pin
Δt
DQS/CQ
to IOE
Pin
Δt
CQn
to IOE
Pin
Δt
7–10.
DQS Logic
Blocks
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
to IOE
CQn
(Note 1)
Pin
Δt
DQS/CQ
to IOE
Pin
Δt
DQS/CQ
to IOE
Pin
Δt
to IOE
CQn
Pin
Δt
Phase-Shift
Reference
Phase-Shift
Reference
Circuitry
Circuitry
Clock
DLL
Clock
DLL
DQS
DQS
7–9
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: