CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 983

• Manufacturer Part Number: CSM9S12XDT512SLK
• Description: KIT STUDENT LEARNING 16BIT
• Manufacturer: Freescale Semiconductor

Specifications of CSM9S12XDT512SLK

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

24.0.5
Table 24-3
level (IO), reduced drive (RDR), pull enable (PE), pull select (PS), and interrupt enable (IE) for the
ports.
The configuration bit PS is used for two purposes:
1. Configure the sensitive interrupt edge (rising or falling), if interrupt is enabled.
2. Select either a pull-up or pull-down device if PE is active.
Address
0x026C
0x026D
0x027C
0x027D
0x026A
0x026B
0x026E
0x026F
0x027A
0x027B
0x027E
0x027F
0x0267
0x0268
0x0269
0x0270
0x0277
0x0278
0x0279
1. Write access not applicable for one or more register bits. Refer to
summarizes the effect on the various configuration bits, data direction (DDR), output
Register Descriptions
ter
:
Descriptions”.
Port H Interrupt Flag Register (PIFH)
Port J Data Register (PTJ)
Port J Input Register (PTIJ)
Port J Data Direction Register (DDRJ)
Port J Reduced Drive Register (RDRJ)
Port J Pull Device Enable Register (PERJ)
Port J Polarity Select Register (PPSJ)
Port J Interrupt Enable Register (PIEJ)
Port J Interrupt Flag Register (PIFJ)
PIM Reserved
Port AD1 Data Register 0 (PT0AD1)
Port AD1 Data Register 1 (PT1AD1)
Port AD1 Data Direction Register 0 (DDR0AD1)
Port AD1 Data Direction Register 1 (DDR1AD1)
Port AD1 Reduced Drive Register 0 (RDR0AD1)
Port AD1 Reduced Drive Register 1 (RDR1AD1)
Port AD1 Pull Up Enable Register 0 (PER0AD1)
Port AD1 Pull Up Enable Register 1 (PER1AD1)
Table 24-2. PIM Memory Map (Sheet 3 of 3)
Use
Section 24.0.5, “Regis-
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Access
Read
—
1
1
1
1
1
1
1