CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 151

• Manufacturer Part Number: CSM9S12XDT512SLK
• Description: KIT STUDENT LEARNING 16BIT
• Manufacturer: Freescale Semiconductor

Specifications of CSM9S12XDT512SLK

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.3.2.16
The A/D conversion results are stored in 16 read-only result registers. The result data is formatted in the
result registers bases on two criteria. First there is left and right justification; this selection is made using
the DJM control bit in ATDCTL5. Second there is signed and unsigned data; this selection is made using
the DSGN control bit in ATDCTL5. Signed data is stored in 2’s complement format and only exists in left
justified format. Signed data selected for right justified format is ignored.
Read: Anytime
Write: Anytime in special mode, unimplemented in normal modes
4.3.2.16.1
Freescale Semiconductor
R (10-BIT)
R (10-BIT)
R (8-BIT)
R (8-BIT)
Reset
Reset
W
W
Figure 4-18. Left Justified, ATD Conversion Result Register x, High Byte (ATDDRxH)
Figure 4-19. Left Justified, ATD Conversion Result Register x, Low Byte (ATDDRxL)
BIT 9 MSB
BIT 7 MSB
ATD Conversion Result Registers (ATDDRx)
Left Justified Result Data
BIT 1
u
0
7
0
7
= Unimplemented or Reserved
= Unimplemented or Reserved
BIT 0
BIT 8
BIT 6
u
0
6
0
6
MC9S12XDP512 Data Sheet, Rev. 2.21
BIT 7
BIT 5
0
0
0
5
0
5
Chapter 4 Analog-to-Digital Converter (ATD10B16CV4) Block Description
BIT 6
BIT 4
0
0
0
4
0
4
BIT 5
BIT 3
3
0
0
0
0
3
u = Unaffected
BIT 4
BIT 2
0
0
0
0
2
2
BIT 3
BIT 1
0
0
0
1
1
0
BIT 2
BIT 0
0
0
0
0
0
0
151