CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 829

• Manufacturer Part Number: CSM9S12XDT512SLK
• Description: KIT STUDENT LEARNING 16BIT
• Manufacturer: Freescale Semiconductor

Specifications of CSM9S12XDT512SLK

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

22.3.2.7
Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other
modes the data are read from this register.
Write: Anytime. In emulation modes, write operations will also be directed to the external bus.
22.3.2.8
Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other
modes the data are read from this register.
Write: Anytime. In emulation modes, write operations will also be directed to the external bus.
Freescale Semiconductor
DDRC[7:0]
DDRD[7:0]
Reset
Reset
Field
Field
7–0
7–0
W
W
R
R
DDRC7
DDRD7
Data Direction Port C — This register controls the data direction for port C. When Port C is operating as a general
purpose I/O port, DDRC determines whether each pin is an input or output. A logic level “1” causes the
associated port pin to be an output and a logic level “0” causes the associated pin to be a high-impedance input.
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
Data Direction Port D — This register controls the data direction for port D. When Port D is operating as a general
purpose I/O port, DDRD determines whether each pin is an input or output. A logic level “1” causes the
associated port pin to be an output and a logic level “0” causes the associated pin to be a high-impedance input.
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
Port C Data Direction Register (DDRC)
Port D Data Direction Register (DDRD)
0
0
7
7
on PORTC after changing the DDRC register.
on PORTD after changing the DDRD register.
DDRC6
DDRD6
0
0
6
6
Figure 22-10. Port D Data Direction Register (DDRD)
Figure 22-9. Port C Data Direction Register (DDRC)
Table 22-10. DDRC Field Descriptions
Table 22-11. DDRD Field Descriptions
DDRC5
DDRD5
MC9S12XDP512 Data Sheet, Rev. 2.21
0
0
5
5
DDRC4
DDRD4
0
0
4
4
Description
Description
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
DDRC3
DDRD3
0
0
3
3
DDRC2
DDRD2
0
0
2
2
DDRC1
DDRD1
0
0
1
1
DDRC0
DDRD0
0
0
0
0
831