CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 101

• Manufacturer Part Number: CSM9S12XDT512SLK
• Description: KIT STUDENT LEARNING 16BIT
• Manufacturer: Freescale Semiconductor

Specifications of CSM9S12XDT512SLK

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The clock generator creates the clocks used in the MCU (see
top of the individual clock gates indicates the dependencies of different modes (STOP, WAIT) and the
setting of the respective configuration bits.
The peripheral modules use the bus clock. Some peripheral modules also use the oscillator clock. The
memory blocks use the bus clock. If the MCU enters self clock mode (see
Mode”) oscillator clock source is switched to PLLCLK running at its minimum frequency f
clock is used to generate the clock visible at the ECLK pin. The core clock signal is the clock for the CPU.
The core clock is twice the bus clock as shown in
one bus clock.
PLL clock mode is selected with PLLSEL bit in the CLKSEL registerr. When selected, the PLL output
clock drives SYSCLK for the main system including the CPU and peripherals. The PLL cannot be turned
off by clearing the PLLON bit, if the PLL clock is selected. When PLLSEL is changed, it takes a maximum
of 4 OSCCLK plus 4 PLLCLK cycles to make the transition. During the transition, all clocks freeze and
CPU activity ceases.
2.4.1.3
If no OSCCLK edges are detected within a certain time, the clock monitor within the oscillator block
generates a clock monitor fail event. The CRG then asserts self clock mode or generates a system reset
depending on the state of SCME bit. If the clock monitor is disabled or the presence of clocks is detected
no failure is indicated by the oscillator block.The clock monitor function is enabled/disabled by the CME
control bit.
2.4.1.4
The clock monitor performs a coarse check on the incoming clock signal. The clock quality checker
provides a more accurate check in addition to the clock monitor.
A clock quality check is triggered by any of the following events:
A time window of 50,000 VCO clock cycles
1. VCO clock cycles are generated by the PLL when running at minimum frequency f
Freescale Semiconductor
•
•
•
•
Power on reset (POR)
Low voltage reset (LVR)
Wake-up from full stop mode (exit full stop)
Clock monitor fail indication (CM fail)
BUS CLOCK / ECLK
Clock Monitor (CM)
Clock Quality Checker
CORE CLOCK
Figure 2-18. Core Clock and Bus Clock Relationship
MC9S12XDP512 Data Sheet, Rev. 2.21
1
is called check window.
Figure
2-18. But note that a CPU cycle corresponds to
Figure
Chapter 2 Clocks and Reset Generator (S12CRGV6)
2-17). The gating condition placed on
SCM
.
Section 2.4.2.2, “Self Clock
SCM
. The bus
101