CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 627

no-image

CSM9S12XDT512SLK

Manufacturer Part Number
CSM9S12XDT512SLK
Description
KIT STUDENT LEARNING 16BIT
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of CSM9S12XDT512SLK

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
17.3.2.8
Read: Anytime
Write: Anytime
The program page index register allows accessing up to 4 Mbyte of FLASH or ROM in the global memory
map by using the eight page index bits to page 16 Kbyte blocks into the program page window located in
the CPU local memory map from address $8000 to address $BFFF (see
special access to read and write this register during execution of CALL and RTC instructions.
Freescale Semiconductor
Address: 0x0030
Reset
W
R
PIX7
Program Page Index Register (PPAGE)
1
7
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
Writes to this register using the special access of the CALL and RTC
instructions will be complete before the end of the instruction execution.
1
Bit21
PIX6
1
6
Figure 17-15. Program Page Index Register (PPAGE)
PPAGE Register [7:0]
Figure 17-16. PPAGE Address Mapping
MC9S12XDP512 Data Sheet, Rev. 2.21
PIX5
1
5
Global Address [22:0]
CAUTION
Bit14
PIX4
NOTE
1
4
Bit13
PIX3
Address: CPU Local Address
1
3
Chapter 17 Memory Mapping Control (S12XMMCV2)
Address [13:0]
or BDM Local Address
Figure
PIX2
1
2
1-16). The CPU has a
Bit0
PIX1
1
1
PIX0
0
0
627

Related parts for CSM9S12XDT512SLK