CSM9S12XDT512SLK Freescale Semiconductor, CSM9S12XDT512SLK Datasheet - Page 875

• Manufacturer Part Number: CSM9S12XDT512SLK
• Description: KIT STUDENT LEARNING 16BIT
• Manufacturer: Freescale Semiconductor

Specifications of CSM9S12XDT512SLK

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

22.3.2.68 Port AD1 Data Direction Register 0 (DDR0AD1)
Read: Anytime.
Write: Anytime.
This register configures pin PAD[23:16] as either input or output.
Freescale Semiconductor
DDR0AD1[23:16]
Reset
Field
W
R
7–0
DDR0AD123 DDR0AD122 DDR0AD121 DDR0AD120 DDR0AD119 DDR0AD118 DDR0AD117 DDR0AD116
0
7
Data Direction Port AD1 Register 0
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is
Note: To use the digital input function on Port AD1 the ATD1 digital input enable register (ATD1DIEN0) has
read on PTAD10 register, when changing the DDR0AD1 register.
to be set to logic level “1”.
Figure 22-70. Port AD1 Data Direction Register 0 (DDR0AD1)
0
6
Table 22-61. DDR0AD1 Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
0
5
0
4
Description
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
0
3
0
2
0
1
0
0
877