R5F61525 RENESAS [Renesas Technology Corp], R5F61525 Datasheet - Page 579

• Manufacturer Part Number: R5F61525
• Description: 32-Bit CISC Microcomputer H8SX Family H8SX/1500 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

[1]
[2]
[3]
[4]
Note: Hatching boxes represent SSU internal operations.
Data transferred from SSTDR to SSTRSR
Set TDRE to 1 to start transmission
Confirm that TEND is cleared to 0
Write transmit data to SSTDR
TDRE automatically cleared
Consecutive data transmission?
Clear TE in SSER to 0
Read TDRE in SSSR
Read TEND in SSSR
Clear TEND to 0
quantum elapsed?
End transmission
Initial setting
One bit time
TDRE = 1?
TEND = 1?
Yes
Yes
Yes
Figure 14.14 Flowchart Example of Transmission Operation
No
Start
(Clock Synchronous Communication Mode)
Yes
No
No
No
Section 14 Synchronous Serial Communication Unit (SSU)
[4][1] Initial setting:
[2] Check that the SSU state and write transmit data:
[3] Procedure for consecutive data transmission:
[4] Procedure for data transmission end:
Specify the transmit data format.
Write transmit data to SSTDR after reading and confirming
that the TDRE bit is 1. The TDRE bit is automatically cleared
to 0 and transmission is started by writing data to SSTDR.
To continue data transmission, confirm that the TDRE bit is 1
meaning that SSTDR is ready to be written to. After that, data
can be written to SSTDR. The TDRE bit is automatically
cleared to 0 by writing data to SSTDR.
To end data transmission, confirm that the TEND bit is cleared
to 0. After completion of transmitting the last bit, clear the TE
bit to 0.
Rev. 3.00 Mar. 14, 2006 Page 541 of 804
REJ09B0104-0300