R5F61525 RENESAS [Renesas Technology Corp], R5F61525 Datasheet - Page 152

• Manufacturer Part Number: R5F61525
• Description: 32-Bit CISC Microcomputer H8SX Family H8SX/1500 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 5 Interrupt Controller
5.6.2
In interrupt control mode 2, interrupt requests except for NMI are masked by comparing the
interrupt mask level (I2 to I0 bits) in EXR of the CPU and the IPR setting. There are eight levels
in mask control. Figure 5.4 shows a flowchart of the interrupt acceptance operation in this case.
1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, an
2. For multiple interrupt requests, the interrupt controller selects the interrupt request with the
3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after
5. The PC, CCR, and EXR contents are saved to the stack area during interrupt exception
6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority of the
7. The CPU generates a vector address for the accepted interrupt and starts execution of the
Rev. 3.00 Mar. 14, 2006 Page 114 of 804
REJ09B0104-0300
interrupt request is sent to the interrupt controller.
highest priority according to the IPR setting, and holds other interrupt requests pending. If
multiple interrupt requests has the same priority, an interrupt request is selected according to
the default setting shown in table 5.2.
in EXR. When the interrupt request does not have priority over the mask level set, it is held
pending, and only an interrupt request with a priority over the interrupt mask level is accepted.
execution of the current instruction has been completed.
handling. The PC saved on the stack is the address of the first instruction to be executed after
returning from the interrupt handling routine.
accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
interrupt handling routine at the address indicated by the contents of the vector address in the
vector table.
Interrupt Control Mode 2