R5F61525 RENESAS [Renesas Technology Corp], R5F61525 Datasheet - Page 320

no-image

R5F61525

Manufacturer Part Number
R5F61525
Description
32-Bit CISC Microcomputer H8SX Family H8SX/1500 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Section 9 16-Bit Timer Pulse Unit (TPU)
Table 9.23 TIORH_0
[Legend]
X: Don't care
Note:
Rev. 3.00 Mar. 14, 2006 Page 282 of 804
REJ09B0104-0300
Bit 3
IOA3
0
0
0
0
0
0
0
0
1
1
1
1
*
Bit 2
IOA2
0
0
0
0
1
1
1
1
0
0
0
1
When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used as the
TCNT_1 counter clock, this setting is ignored and an input capture interrupt is not
generated.
Bit 1
IOA1
0
0
1
1
0
0
1
1
0
0
1
X
Bit 0
IOA0
0
1
0
1
0
1
0
1
1
0
X
X
TGRA_0
Function
Output
compare
register
Input
capture
register
TIOCA0 Pin Function
Output disabled
Initial output is 0 output
0 output at compare match
Initial output is 0 output
1 output at compare match
Initial output is 0 output
Toggle output at compare match
Output disabled
Initial output is 1 output
0 output at compare match
Initial output is 1 output
1 output at compare match
Initial output is 1 output
Toggle output at compare match
Capture input source is TIOCA0 pin
Input capture at rising edge
Capture input source is TIOCA0 pin
Input capture at rising edge
Capture input source is TIOCA0 pin
Input capture at both edges
Capture input source is channel 1/count clock
Input capture* at TCNT_1 count-up/count-down
Description

Related parts for R5F61525