MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 905

• Manufacturer Part Number: MK30DN512ZVLK10
• Description: ARM Microcontrollers - MCU KINETIS 512K SLCD
• Manufacturer: Freescale Semiconductor

Specifications of MK30DN512ZVLK10

• Core: ARM Cortex M4
• Processor Series: K30
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 128 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-80
• Mounting Style: SMD/SMT

The following figure shows an example of the dual edge capture – one-shot mode used to
measure the period between two consecutive rising edges. The DECAPEN bit selects the
dual edge capture mode, so it keeps set in all operation mode. The DECAP bit is set to
enable the measurement of next period. The CH(n)F bit is set when the first rising edge is
detected, that is, the edge selected by ELS(n)B:ELS(n)A bits. The CH(n+1)F bit is set
and DECAP bit is cleared when the second rising edge is detected, that is, the edge
selected by ELS(n+1)B:ELS(n+1)A bits. Both DECAP and CH(n+1)F bits indicate when
two selected edges were captured and the C(n)V and C(n+1)V registers are ready for
reading.
The following figure shows an example of the dual edge capture – continuous mode used
to measure the period between two consecutive rising edges. The DECAPEN bit selects
the dual edge capture mode, so it keeps set in all operation mode. While the DECAP bit
is set the configured measurements are made. The CH(n)F bit is set when the first rising
Freescale Semiconductor, Inc.
Figure 36-247. Dual Edge Capture – One-Shot Mode to Measure of the Period Between
Note
- The commands set DECAPEN, set DECAP, clear CH(n)F, and clear CH(n+1)F are made by the user.
- Problem 1: channel (n) input = 0, set DECAP, not clear CH(n)F, and not clear CH(n+1)F.
- Problem 2: channel (n) input = 1, set DECAP, not clear CH(n)F, and clear CH(n+1)F.
- Problem 3: channel (n) input = 1, set DECAP, not clear CH(n)F, and not clear CH(n+1)F.
channel (n) input
DECAPEN bit
(after the filter
channel input)
CH(n+1)F bit
DECAP bit
FTM counter
CH(n)F bit
C(n+1)V
C(n)V
clear CH(n+1)F
set DECAPEN
clear CH(n)F
set DECAP
1
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
2
3
1
2
Two Consecutive Rising Edges
4
5
3
4
6
5
6
7
problem 1
8
6
7
9
10
11
12
7
9
13
14
15
16
14
15
17
18
problem 2
17
18
19
20
Chapter 36 FlexTimer (FTM)
21
18
20
problem 3
22
23
24
25
23
20
26
27
27
26
28
905