MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 416

• Manufacturer Part Number: MK30DN512ZVLK10
• Description: ARM Microcontrollers - MCU KINETIS 512K SLCD
• Manufacturer: Freescale Semiconductor

Specifications of MK30DN512ZVLK10

• Core: ARM Cortex M4
• Processor Series: K30
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 128 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-80
• Mounting Style: SMD/SMT

Memory map/register definition
416
4000_91AC
4000_91BC
4000_91A0
4000_91A4
4000_91A6
4000_91A8
4000_91A8
4000_91A8
4000_91B0
4000_91B4
4000_91B6
4000_91B6
4000_91B8
4000_91BE
4000_91BE
4000_91C0
4000_91C4
4000_91C6
4000_91C8
4000_91C8
Absolute
address
(hex)
TCD Source Address (DMA_TCD13_SADDR)
TCD Signed Source Address Offset (DMA_TCD13_SOFF)
TCD Transfer Attributes (DMA_TCD13_ATTR)
TCD Minor Byte Count (Minor Loop Disabled)
(DMA_TCD13_NBYTES_MLNO)
TCD Signed Minor Loop Offset (Minor Loop Enabled and
Offset Disabled) (DMA_TCD13_NBYTES_MLOFFNO)
TCD Signed Minor Loop Offset (Minor Loop and Offset
Enabled) (DMA_TCD13_NBYTES_MLOFFYES)
TCD Last Source Address Adjustment
(DMA_TCD13_SLAST)
TCD Destination Address (DMA_TCD13_DADDR)
TCD Signed Destination Address Offset
(DMA_TCD13_DOFF)
TCD Current Minor Loop Link, Major Loop Count (Channel
Linking Enabled) (DMA_TCD13_CITER_ELINKYES)
DMA_TCD13_CITER_ELINKNO
TCD Last Destination Address Adjustment/Scatter Gather
Address (DMA_TCD13_DLASTSGA)
TCD Control and Status (DMA_TCD13_CSR)
TCD Beginning Minor Loop Link, Major Loop Count
(Channel Linking Enabled)
(DMA_TCD13_BITER_ELINKYES)
TCD Beginning Minor Loop Link, Major Loop Count
(Channel Linking Disabled)
(DMA_TCD13_BITER_ELINKNO)
TCD Source Address (DMA_TCD14_SADDR)
TCD Signed Source Address Offset (DMA_TCD14_SOFF)
TCD Transfer Attributes (DMA_TCD14_ATTR)
TCD Minor Byte Count (Minor Loop Disabled)
(DMA_TCD14_NBYTES_MLNO)
TCD Signed Minor Loop Offset (Minor Loop Enabled and
Offset Disabled) (DMA_TCD14_NBYTES_MLOFFNO)
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
Register name
DMA memory map (continued)
Table continues on the next page...
(in bits)
Width
32
16
16
32
32
32
32
32
16
16
16
32
16
16
16
32
16
16
32
32
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Freescale Semiconductor, Inc.
Reset value
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Section/
21.3.17/
21.3.18/
21.3.19/
21.3.20/
21.3.21/
21.3.22/
21.3.23/
21.3.24/
21.3.25/
21.3.26/
21.3.27/
21.3.28/
21.3.29/
21.3.30/
21.3.31/
21.3.17/
21.3.18/
21.3.19/
21.3.20/
21.3.21/
page
441
442
442
443
444
445
446
446
447
447
448
449
450
452
453
441
442
442
443
444