MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 245

• Manufacturer Part Number: MK30DN512ZVLK10
• Description: ARM Microcontrollers - MCU KINETIS 512K SLCD
• Manufacturer: Freescale Semiconductor

Specifications of MK30DN512ZVLK10

• Core: ARM Cortex M4
• Processor Series: K30
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 128 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 1.71 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: LQFP-80
• Mounting Style: SMD/SMT

Freescale Semiconductor, Inc.
4004_800C
4004_802C
4004_803C
4004_804C
4004_805C
4004_7000
4004_8004
4004_8010
4004_8014
4004_8018
4004_8024
4004_8028
4004_8030
4004_8034
4004_8038
4004_8040
4004_8044
4004_8048
4004_8050
4004_8054
4004_8058
4004_8060
Absolute
address
(hex)
System Options Register 1 (SIM_SOPT1)
System Options Register 2 (SIM_SOPT2)
System Options Register 4 (SIM_SOPT4)
System Options Register 5 (SIM_SOPT5)
System Options Register 6 (SIM_SOPT6)
System Options Register 7 (SIM_SOPT7)
System Device Identification Register (SIM_SDID)
System Clock Gating Control Register 1 (SIM_SCGC1)
System Clock Gating Control Register 2 (SIM_SCGC2)
System Clock Gating Control Register 3 (SIM_SCGC3)
System Clock Gating Control Register 4 (SIM_SCGC4)
System Clock Gating Control Register 5 (SIM_SCGC5)
System Clock Gating Control Register 6 (SIM_SCGC6)
System Clock Gating Control Register 7 (SIM_SCGC7)
System Clock Divider Register 1 (SIM_CLKDIV1)
System Clock Divider Register 2 (SIM_CLKDIV2)
Flash Configuration Register 1 (SIM_FCFG1)
Flash Configuration Register 2 (SIM_FCFG2)
Unique Identification Register High (SIM_UIDH)
Unique Identification Register Mid-High (SIM_UIDMH)
Unique Identification Register Mid Low (SIM_UIDML)
Unique Identification Register Low (SIM_UIDL)
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
Register name
SIM memory map
(in bits)
Chapter 12 System integration module (SIM)
Width
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
Reset value
0000_1000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
0000_0000h
6010_0030h
0004_0180h
4000_0001h
0000_0007h
0000_0000h
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
12.2.1/246
12.2.2/248
12.2.3/250
12.2.4/252
12.2.5/253
12.2.6/254
12.2.7/256
12.2.8/258
12.2.9/258
Section/
12.2.10/
12.2.11/
12.2.12/
12.2.13/
12.2.14/
12.2.15/
12.2.16/
12.2.17/
12.2.18/
12.2.19/
12.2.20/
12.2.21/
12.2.22/
page
259
260
263
265
267
268
270
271
272
273
274
274
275
245