MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 1046

no-image

MK30DN512ZVLK10

Manufacturer Part Number
MK30DN512ZVLK10
Description
ARM Microcontrollers - MCU KINETIS 512K SLCD
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MK30DN512ZVLK10

Core
ARM Cortex M4
Processor Series
K30
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 KB
Data Ram Size
128 KB
On-chip Adc
Yes
Operating Supply Voltage
1.71 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-80
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MK30DN512ZVLK10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Functional Description
The move-in process is not atomic, in such a way that it is immediately cancelled by the
inactivation of the destination Mailbox (see Section "Message Buffer Inactivation") and
in this case the Mailbox may be left partially updated, thus incoherent. The exception is if
the move-in destination is an Rx FIFO Message Buffer, then the process cannot be
cancelled.
The BUSY Bit (least significant bit of the CODE field) of the destination Message Buffer
is asserted while the move-in is being performed to alert the CPU that the Message
Buffer content is temporarily incoherent.
41.4.5.2 Move-out
The move-out process is the copy of the content from a Tx Mailbox to the Tx SMB when
a message for transmission is available (see Section "Arbitration process"). The move-out
occurs in the following conditions:
The move-out process is not atomic. Only the CPU has priority to access the memory
concurrently out of BusIdle state. In BusIdle, the move-out has the lowest priority to the
concurrent memory accesses.
41.4.6 Data Coherence
In order to maintain data coherency and FlexCAN proper operation, the CPU must obey
the rules described in
an MB structure within FlexCAN other than those specified may cause FlexCAN to
behave in an unpredictable way.
41.4.6.1 Transmission Abort Mechanism
The abort mechanism provides a safe way to request the abortion of a pending
transmission. A feedback mechanism is provided to inform the CPU if the transmission
was aborted or if the frame could not be aborted and was transmitted instead.
Two primary conditions must be fulfilled in order to abort a transmission:
1046
• the first bit of Intermission field;
• during Bussoff field when TX Error Counter is in the 124 to 128 range;
• during BusIdle field
• during Wait For Bus Idle field
Transmit Process
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
and
Receive
Process. Any form of CPU accessing
Freescale Semiconductor, Inc.

Related parts for MK30DN512ZVLK10