NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 748

no-image

NH82801FBM S L89K

Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801FBM S L89K

Lead Free Status / RoHS Status
Compliant
Electrical Characteristics
748
Table 22-13. Ultra ATA Timing (Mode 0, Mode 1, Mode 2) (Sheet 2 of 2)
NOTES:
1. The specification symbols in parentheses correspond to the AT Attachment
2. See the AT Attachment
Sym
t96a
t96b
t98a
t98b
t93
t94
t95
t97
t99
(ATA/ATAPI
measuring these timing parameters.
STROBE output released-to-
driving to the first transition of
critical timing (Tzfs)
Data Output Released-to-Driving
Until the First Tunisian of Critical
Timing (Tdzfs)
Unlimited Interlock Time (Tui)
Maximum time allowed for output
drivers to release (from asserted
or negated) (Taz)
Minimum time for drivers to assert
or negate (from released) (Tzad)
Ready-to-final-STROBE time (no
STROBE edges shall be sent this
long after negation of DMARDY#)
(Trfs)
Maximum time before releasing
IORDY (Tiordyz)
Minimum time before driving
IORDY (see Note 2) (Tziordy)
Time from STROBE edge to
negation of DMARQ or assertion
of STOP (when sender terminates
a burst) (Tss)
6) specification name.
Parameter 1
6 with Packet Interface (ATA/ATAPI
Min
70
50
0
0
0
0
Mode 0
Intel
(ns)
Max
10
75
20
®
I/O Controller Hub 6 (ICH6) Family Datasheet
Min
48
50
0
0
0
0
Mode 1
(ns)
6) specification for further details on
Max
10
70
20
Min
31
50
0
0
0
0
Mode 2
(ns)
6 with Packet Interface
Max
10
60
20
Measuring
Connector
Connector
Connector
Connector
Connector
Connector
Connector
Connector
Location
Sender
Sender
Sender
Device
Note 2
Device
Device
Device
Host
Figure
22-12
22-11
22-9
22-9
22-9

Related parts for NH82801FBM S L89K