NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 407
NH82801FBM S L89K
Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet
1.NH82801FBM_S_L89K.pdf
(786 pages)
Specifications of NH82801FBM S L89K
Lead Free Status / RoHS Status
Compliant
- Current page: 407 of 786
- Download datasheet (5Mb)
10.8.3.3
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
PM1_CNT—Power Management 1 Control
I/O Address:
Default Value:
Lockable:
Power Well:
(Desktop
(Mobile
31:14
12:10
Only)
Only)
Bit
9:3
13
2
1
1
0
Reserved.
Sleep Enable ( SLP_EN) — WO. Setting this bit causes the system to sequence into the Sleep
state defined by the SLP_TYP field.
Sleep Type (SLP_TYP) — R/W. This 3-bit field defines the type of Sleep the system should enter
when the SLP_EN bit is set to 1. These bits are only reset by RTCRST#.
Reserved.
Global Release (GBL_RLS) — WO.
0 = This bit always reads as 0.
1 = ACPI software writes a 1 to this bit to raise an event to the BIOS. BIOS software has a
Reserved
Bus Master Reload (BM_RLD) — R/W. This bit is treated as a scratchpad bit. This bit is reset to
0 by PLTRST#
0 = Bus master requests will not cause a break from the C3 state.
1 = Enable Bus Master requests (internal, external or BMBUSY#) to cause a break from the C3
If software fails to set this bit before going to C3 state, ICH6 will still return to a snoopable state
from C3 or C4 states due to bus master activity.
SCI Enable ( SCI_EN) — R/W. Selects the SCI interrupt or the SMI# interrupt for various events
including the bits in the PM1_STS register (bit 10, 8, 0), and bits in GPE0_STS.
0 = These events will generate an SMI#.
1 = These events will generate an SCI.
Code
000b
001b
010b
100b
101b
011b
110b
111b
corresponding enable and status bits to control its ability to receive ACPI events.
state.
PMBASE + 04h
(ACPI PM1a_CNT_BLK)
00000000h
No
Bits 0
Bits 8
Bits 13
ON: Typically maps to S0 state.
Asserts STPCLK#. Puts processor in Stop-Grant state. Optional to assert
CPUSLP# to put processor in sleep state: Typically maps to S1 state.
Reserved
Reserved
Reserved
Suspend-To-RAM. Assert SLP_S3#: Typically maps to S3 state.
Suspend-To-Disk. Assert SLP_S3#, and SLP_S4#: Typically maps to S4 state.
Soft Off. Assert SLP_S3#, SLP_S4#, and SLP_S5#: Typically maps to S5 state.
–
–
7: Core,
12: RTC,
–
15: Resume
Description
Master Interrupt
LPC Interface Bridge Registers (D31:F0)
Attribute:
Size:
Usage:
R/W, WO
32-bit
ACPI or Legacy
407
Related parts for NH82801FBM S L89K
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet: