NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 261

• Manufacturer Part Number: NH82801FBM S L89K
• Manufacturer: Intel

Specifications of NH82801FBM S L89K

• Lead Free Status / RoHS Status: Compliant

7.1.34
7.1.35
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
TWDR—Trapped Write Data Register
Offset Address:
Default Value:
This register saves the data from I/O write cycles that are trapped for software to read.
IOTRn—I/O Trap Register(0:3)
Offset Address:
Default Value:
These registers are used to specify the set of I/O cycles to be trapped and to enable this
functionality.
63:32
63:50
47:40
39:36
35:32
31:24
23:18
17:16
31:0
15:2
Bit
Bit
49
48
1
0
Reserved
Trapped I/O Data (TIOD) — RO. DWord of I/O write data. This field is undefined after trapping a
read cycle.
Reserved
Read/Write Mask (RWM) — R/W.
0 = The cycle must match the type specified in bit 48.
1 = Trapping logic will operate on both read and write cycles.
Read/Write# (RWIO) — R/W.
0 = Write
1 = Read
NOTE: The value in this field does not matter if bit 49 is set.
Reserved
Byte Enable Mask (BEM) — R/W. A 1 in any bit position indicates that any value in the
corresponding byte enable bit in a received cycle will be treated as a match. The corresponding
bit in the Byte Enables field, below, is ignored.
Byte Enables (TBE) — R/W. Active-high DWord-aligned byte enables.
Reserved
Address[7:2] Mask (ADMA) — R/W. A 1 in any bit position indicates that any value in the
corresponding address bit in a received cycle will be treated as a match. The corresponding bit in
the Address field, below, is ignored. The mask is only provided for the lower 6 bits of the DWord
address, allowing for traps on address ranges up to 256 bytes in size.
Reserved
I/O Address[15:2] (IOAD) — R/W. DWord-aligned address
Reserved
Trap and SMI# Enable (TRSE) — R/W.
0 = Trapping and SMI# logic disabled.
1 = The trapping logic specified in this register is enabled.
1E18–1E1Fh
0000000000000000h
1E80–1E87h Register 0
1E88–1E8Fh Register 1
1E90–1E97h Register 2
1E98–1E9Fh Register 3
0000000000000000h
Description
Description
Attribute:
Size:
Attribute:
Size:
Chipset Configuration Registers
RO
64-bit
R/W, RO
64-bit
261