NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 108
NH82801FBM S L89K
Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet
1.NH82801FBM_S_L89K.pdf
(786 pages)
Specifications of NH82801FBM S L89K
Lead Free Status / RoHS Status
Compliant
- Current page: 108 of 786
- Download datasheet (5Mb)
Functional Description
5.3.1.4
5.3.1.5
108
Note: If the Wake on LAN bit in the EEPROM is not set, wake-up events are supported only if the PME
PCI Reset Signal
The PCIRST# signal may be activated in one of the following cases:
If PME is enabled (in the PCI power management registers), PCIRST# assertion does not affect
any PME related circuits (in other words, PCI power management registers and the wake-up packet
would not be affected). While PCIRST# is active, the LAN controller ignores other PCI signals.
The configuration of the LAN controller registers associated with ACPI wake events is not affected
by PCIRST#.
The integrated LAN controller uses the PCIRST# or the PWROK signal as an indication to ignore
the PCI interface. Following the de-assertion of PCIRST#, the LAN controller PCI Configuration
Space, MAC configuration, and memory structure are initialized while preserving the PME# signal
and its context.
Wake-Up Events
There are two types of wake-up events: “Interesting” Packets and Link Status Change. These two
events are detailed below.
Enable bit in the Power Management Control/Status Register (PMCSR) is set. However, if the
Wake on LAN bit in the EEPROM is set, and Wake on Magic Packet* or Wake on Link Status
Change are enabled, the Power Management Enable bit is ignored with respect to these events. In
the latter case, PME# would be asserted by these events.
“Interesting” Packet Event
In the power-down state, the LAN controller is capable of recognizing “interesting” packets. The
LAN controller supports predefined and programmable packets that can be defined as any of the
following:
This allows the LAN controller to handle various packet types. In general, the LAN controller
supports programmable filtering of any packet in the first 128 bytes.
•
•
•
•
•
•
•
•
During S3–S5 states
Due to a CF9h reset
ARP Packets (with Multiple IP addresses)
Direct Packets (with or without type qualification)
Magic Packet
Neighbor Discovery Multicast Address Packet (‘ARP’ in IPv6 environment)
NetBIOS over TCP/IP (NBT) Query Packet (under IPv4)
Internetwork Package Exchange* (IPX) Diagnostic Packet
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
Related parts for NH82801FBM S L89K
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet: