NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 441

no-image

NH82801FBM S L89K

Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801FBM S L89K

Lead Free Status / RoHS Status
Compliant
11.1.5
11.1.6
11.1.7
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
RID—Revision Identification Register (IDE—D31:F1)
Offset Address:
Default Value:
PI—Programming Interface Register (IDE—D31:F1)
Address Offset:
Default Value:
SCC—Sub Class Code Register (IDE—D31:F1)
Address Offset:
Default Value:
Bit
7:0
Bit
6:4
Bit
7:0
7
3
2
1
0
Revision ID — RO. Refer to the Intel
the value of the Revision ID Register
This read-only bit is a 1 to indicate that the ICH6 supports bus master operation
Reserved. Hardwired to 000b.
SOP_MODE_CAP — RO. This read-only bit is a 1 to indicate that the secondary controller supports
both legacy and native modes.
SOP_MODE_SEL — R/W. This read/write bit determines the mode that the secondary IDE channel
is operating in.
0 = Legacy-PCI mode (default)
1 = Native-PCI mode
POP_MODE_CAP — RO. This read-only bit is a 1 to indicate that the primary controller supports
both legacy and native modes.
POP_MODE_SEL — R/W. This read/write bits determines the mode that the primary IDE channel is
operating in.
0 = Legacy-PCI mode (default)
1 = Native-PCI mode
Sub Class Code (SCC) — RO.
01h = IDE device, in the context of a mass storage device.
08h
See bit description
09h
8Ah
0Ah
01h
®
I/O Controller Hub 6 (ICH6) Family Specification Update for
Description
Description
Description
Attribute:
Size:
Attribute:
Size:
Attribute:
Size:
IDE Controller Registers (D31:F1)
RO, R/W
8 bits
RO
8 bits
8 bits
RO
441

Related parts for NH82801FBM S L89K