NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 502

no-image

NH82801FBM S L89K

Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801FBM S L89K

Lead Free Status / RoHS Status
Compliant
SATA Controller Registers (D31:F2)
12.3.2.11
502
PxSCTL—Port [3:0] Serial ATA Control Register (D31:F2)
Address Offset:
Default Value:
This is a 32-bit read-write register by which software controls SATA capabilities. Writes to the
SControl register result in an action being taken by the ICH6 or the interface. Reads from the
register return the last value written to it.
31:20
19:16
15:12
11:8
Bit
7:4
3:0
Reserved
Port Multiplier Port (PMP) — RO. This field is not used by AHCI
Select Power Management (SPM) — RO. This field is not used by AHCI
Interface Power Management Transitions Allowed (IPM) — R/W . This field indicates which power
states the ICH6 is allowed to transition to:
All other values reserved
Speed Allowed (SPD) — R/W. Indicates the highest allowable speed of the interface. This speed is
limited by the CAP.ISS (ABAR+00h:bit 23:20) field.
All other values reserved
NOTE: ICH6 Supports only Generation 1 communication rates (1.5 Gb/sec).
Device Detection Initialization (DET) — R/W . This field c ontrols the ICH6’s device detection and
interface initialization.
All other values reserved.
When this field is written to a 1h, the ICH6 initiates COMRESET and starts the initialization process.
When the initialization is complete, this field shall remain 1h until set to another value by software.
This field may only be changed to 1h or 4h when PxCMD.ST is 0. Changing this field while the ICH6
is running results in undefined behavior.
Value
Value
Value
0h
1h
2h
3h
0h
1h
0h
1h
4h
Port 0: ABAR + 12Ch
Port 1: ABAR + 1ACh (Desktop Only)
Port 2: ABAR + 22Ch
Port 3: ABAR + 2ACh (Desktop Only)
00000004h
No interface restrictions
Transitions to the PARTIAL state disabled
Transitions to the SLUMBER state disabled
Transitions to both PARTIAL and SLUMBER states disabled
No speed negotiation restrictions
Limit speed negotiation to Generation 1 communication rate
No device detection or initialization action requested
Perform interface communication initialization sequence to establish
communication. This is functionally equivalent to a hard reset and
results in the interface being reset and communications re-initialized
Disable the Serial ATA interface and put Phy in offline mode
Description
Description
Intel
Description
®
Description
I/O Controller Hub 6 (ICH6) Family Datasheet
Attribute:
Size:
R/W, RO
32 bits

Related parts for NH82801FBM S L89K