NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 509

no-image

NH82801FBM S L89K

Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801FBM S L89K

Lead Free Status / RoHS Status
Compliant
13.1.4
13.1.5
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
Note: For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to the bit has no
PCISTS—PCI Status Register (USB—D29:F0/F1/F2/F3)
Address Offset:
Default Value:
effect.
RID—Revision Identification Register
(USB—D29:F0/F1/F2/F3)
Offset Address:
Default Value:
10:9
Bit
7:0
Bit
2:0
15
14
13
12
11
8
7
6
5
4
3
Revision ID — RO. Refer to the Intel
the value of the Revision ID Register
Detected Parity Error (DPE) — R/WC.
0 = No parity error detected.
1 = Set when a data parity error data parity error is detected on writes to the UHCI register space or
Reserved as 0b. Read Only.
Received Master Abort (RMA) — R/WC.
0 = No master abort generated by USB.
1 = USB, as a master, generated a master abort.
Reserved. Always read as 0.
Signaled Target Abort (STA) — R/WC.
0 = ICH6 did Not terminate transaction for USB function with a target abort.
1 = USB function is targeted with a transaction that the ICH6 terminates with a target abort.
DEVSEL# Timing Status (DEV_STS) — RO. This 2-bit field defines the timing for DEVSEL#
assertion. These read only bits indicate the ICH6's DEVSEL# timing when performing a positive
decode. ICH6 generates DEVSEL# with medium timing for USB.
Data Parity Error Detected (DPED) — RO. Hardwired to 0.
Fast Back to Back Capable (FB2BC) — RO. Hardwired to 1.
User Definable Features (UDF) — RO. Hardwired to 0.
66 MHz Capable — RO. Hardwired to 0.
Capabilities List — RO. Hardwired to 0.
Interrupt Status — RO. This bit reflects the state of this function’s interrupt at the input of the
enable/disable logic.
0 = Interrupt is de-asserted.
1 = Interrupt is asserted.
The value reported in this bit is independent of the value in the Interrupt Enable bit.
Reserved
on read completions returned to the host controller.
08h
See bit description
06
0280h
07h
®
I/O Controller Hub 6 (ICH6) Family Specification Update for
Description
Description
Attribute:
Size:
Attribute:
Size:
UHCI Controllers Registers
8 bits
R/WC, RO
16 bits
RO
509

Related parts for NH82801FBM S L89K