DS72011RB120FPV Renesas Electronics America, DS72011RB120FPV Datasheet - Page 337

• Manufacturer Part Number: DS72011RB120FPV
• Description: IC SH7201 MPU ROMLESS 176LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7200r

Specifications of DS72011RB120FPV

• Core Size: 32-Bit
• Core Processor: SH-2A
• Speed: 120MHz
• Connectivity: CAN, EBI/EMI, FIFO, I²C, SCI, Serial Sound
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 104
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 70°C
• Package / Case: 176-LQFP
• No. Of I/o's: 109
• Ram Memory Size: 32KB
• Cpu Speed: 120MHz
• Digital Ic Case Style: LQFP
• Supply Voltage Range: 3V To 3.6V
• Operating Temperature Range: -20°C To +70°C
• Embedded Interface Type: I2C, SSI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K572011S000BE - KIT STARTER FOR SH7201HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

SH7201 Group
11.3.4
DMRSADR is used to set an address for reloading to the DMA current source address register
(DMCSADRn).
To enable reloading, set the DMA source address reload function enable bit (SRLOD) in DMA
control register A (DMCNTAn) for the channel to "1". In this case, set both the DMA current
source address register (DMCSADRn) and DMA reload source address register (DMRSADRn).
Note: Set this register so that DMA transfer is performed within the correctly aligned address
R01UH0026EJ0300 Rev. 3.00
Sep 24, 2010
Bit
31 to 0
Initial value:
Initial value:
R/W:
R/W:
boundaries for the transfer sizes listed below.
Bit:
Bit:
•
•
2. Set this register so that DMA transfer is performed within the correctly aligned address
3. Only write to this register when single operand transfer is not in process on the
DMA Reload Source Address Register (DMRSADR)
Bit Name
RSA
R/W
R/W
When the transfer size is set to 16 bits (SZSEL = "001"): (b0) = "0".
When the transfer size is set to 32 bits (SZSEL = "010"): (b1, b0) = (0, 0).
•
•
boundaries for the transfer sizes listed below.
corresponding channel (the corresponding DASTS bit in the DMA arbitration status
register (DMASTS) is "0") and DMA transfer is disabled (DMST in the DMA activation
control register (DMSCNT) or DEN in DMA control register B for the channel
(DMCNTBn) is set to "0"). Operation is not guaranteed if this register is written to when
both conditions are not satisfied.
31
15
—
—
When the transfer size is set to 16 bits (SZSEL = "001"): (b0) = "0".
When the transfer size is set to 32 bits (SZSEL = "010"): (b1, b0) = (0, 0).
R/W
R/W
30
14
—
—
R/W
R/W
29
13
—
—
Initial
Value
Undefined R/W
R/W
R/W
28
12
—
—
R/W
R/W
27
11
—
—
R/W
R/W
R/W
26
10
—
—
Description
Holds source address bits A31 to A0 for reloading
R/W
R/W
25
—
—
9
R/W
R/W
24
—
—
8
RSA
RSA
R/W
R/W
23
—
—
7
Section 11 Direct Memory Access Controller (DMAC)
R/W
R/W
22
—
—
6
R/W
R/W
21
—
—
5
R/W
R/W
20
—
—
4
R/W
R/W
19
—
—
3
R/W
R/W
18
—
—
2
Page 309 of 1190
R/W
R/W
17
—
—
1
R/W
R/W
16
—
—
0