DS72011RB120FPV Renesas Electronics America, DS72011RB120FPV Datasheet - Page 1217

• Manufacturer Part Number: DS72011RB120FPV
• Description: IC SH7201 MPU ROMLESS 176LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7200r

Specifications of DS72011RB120FPV

• Core Size: 32-Bit
• Core Processor: SH-2A
• Speed: 120MHz
• Connectivity: CAN, EBI/EMI, FIFO, I²C, SCI, Serial Sound
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 104
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 70°C
• Package / Case: 176-LQFP
• No. Of I/o's: 109
• Ram Memory Size: 32KB
• Cpu Speed: 120MHz
• Digital Ic Case Style: LQFP
• Supply Voltage Range: 3V To 3.6V
• Operating Temperature Range: -20°C To +70°C
• Embedded Interface Type: I2C, SSI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K572011S000BE - KIT STARTER FOR SH7201HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

SH7201 Group
SCIF module timing ............................. 1141
Searching cache ...................................... 189
Sending a break signal ............................ 727
Serial communication interface
with FIFO (SCIF) ................................... 669
Serial sound interface (SSI) .................... 773
Setting analog input voltage ........... 899, 908
Shift instructions....................................... 52
Sign extension of word data...................... 26
Single mode ............................................ 886
Slave receive operation........................... 756
Slave transmit operation ......................... 753
Sleep mode ........................................... 1008
Slot illegal instructions ........................... 109
Software standby mode......................... 1009
Stack after interrupt
exception handling.................................. 148
Stack status after exception
handling ends .......................................... 112
Standby control circuit.............................. 75
Status register (SR) ................................... 20
System control instructions....................... 54
T
T bit .......................................................... 28
TAP controller ...................................... 1023
Test mode settings .................................. 863
Time quanta is defined............................ 834
R01UH0026EJ0300 Rev. 3.00
Sep 24, 2010
Timing to clear an interrupt source ......... 160
Transfer rate ............................................ 735
Trap instructions ..................................... 109
Types of exception handling and
priority order ............................................. 91
U
UBC trigger timing ............................... 1137
UDTDO output timing .......................... 1024
Unconditional branch instructions
with no delay slot ...................................... 27
User break controller (UBC)................... 161
User break interrupt ................................ 133
User debugging interface (H-UDI) ....... 1019
Using interval timer mode....................... 635
Using watchdog timer mode ................... 634
V
Vector base register (VBR)....................... 22
W
Watchdog timer (WDT) .......................... 625
Watchdog timer timing ......................... 1140
Write-Back Buffer
(Only for Operand Cache)....................... 192
Page 1189 of 1190
Index