r5s77631ay266bgv Renesas Electronics Corporation., r5s77631ay266bgv Datasheet - Page 245

• Manufacturer Part Number: r5s77631ay266bgv
• Description: Renesas 32-bit Risc Microcomputer Superhtm Risc Engine Family Sh-4a Series
• Manufacturer: Renesas Electronics Corporation.

6.7.3
In 32-bit address extended mode, virtual addresses in the P1 or P2 area are translated according to
the PMB mapping information. The PMB has 16 entries and configuration of each entry is as
follows.
[Legend]
• VPN: Virtual page number
• SZ: Page size bits
• V: Validity bit
For 16-Mbyte page: Upper 8 bits of virtual address
For 64-Mbyte page: Upper 6 bits of virtual address
For 128-Mbyte page: Upper 5 bits of virtual address
For 512-Mbyte page: Upper 3 bits of virtual address
Note: B'10 should be set to the upper 2 bits of VPN in order to indicate P1 or P2 area.
Specify the page size.
00: 16-Mbyte page
01: 64-Mbyte page
10: 128-Mbyte page
11: 512-Mbyte page
Indicates whether the entry is valid.
0: Invalid
1: Valid
Cleared to 0 by a power-on reset.
Not affected by a manual reset.
Privileged Space Mapping Buffer (PMB) Configuration
Entry 0
Entry 1
Entry 2
Entry 15
VPN [31:24]
VPN [31:24]
VPN [31:24]
VPN [31:24]
Figure 6.17 PMB Configuration
V
V
V
V
PPN [31:24]
PPN [31:24]
PPN [31:24]
PPN [31:24]
Section 6 Memory Management Unit (MMU)
SZ [1:0]
SZ [1:0]
SZ [1:0]
SZ [1:0]
Rev. 1.00 Oct. 01, 2007 Page 179 of 1956
C
C
C
C UB
UB
UB
UB
WT
WT
WT
WT
REJ09B0256-0100