r5s77631ay266bgv Renesas Electronics Corporation., r5s77631ay266bgv Datasheet - Page 1237

• Manufacturer Part Number: r5s77631ay266bgv
• Description: Renesas 32-bit Risc Microcomputer Superhtm Risc Engine Family Sh-4a Series
• Manufacturer: Renesas Electronics Corporation.

In serial reception, the SCIF operates as described below.
1. The SCIF is initialized internally in synchronization with the input or output of the
2. The received data is stored in SCRSR in LSB-to-MSB order.
3. If the RIE bit in SCSCR is set to 1 when the RDF flag changes to 1, a receive-FIFO-data-full
synchronization clock.
After receiving the data, the SCIF checks whether the receive data can be transferred from
SCRSR to SCFRDR. If this check is passed, the receive data is stored in SCFRDR. If an
overrun error is detected in the error check, reception cannot continue.
interrupt (RXI) request is generated.
If the RIE bit in SCSCR is set to 1 when the ORER flag changes to 1, a break interrupt (BRI)
request is generated.
Figure 28.17 Sample Serial Reception Flowchart (2)
Section 28 Serial Communication Interface with FIFO/IrDA Interface (SCIF/IrDA)
No
Clear ORER flag in SCLSR to 0
Overrun error handling
Error handling
ORER = 1?
End
Yes
Rev. 1.00 Oct. 01, 2007 Page 1171 of 1956
REJ09B0256-0100