LPC1767FBD100,551 NXP Semiconductors, LPC1767FBD100,551 Datasheet - Page 814

• Manufacturer Part Number: LPC1767FBD100,551
• Description: IC ARM CORTEX MCU 512K 100-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC17xxr

Specifications of LPC1767FBD100,551

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: LPC17
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-4967; 935289808551

UM10360
NXP Semiconductors
Chapter 35: Supplementary information
Table 659. AIRCR bit assignments . . . . . . . . . . . . . . . . .771
Table 660. Priority grouping. . . . . . . . . . . . . . . . . . . . . . .772
Table 661. SCR bit assignments . . . . . . . . . . . . . . . . . . .773
Table 662. CCR bit assignments . . . . . . . . . . . . . . . . . . .774
Table 663. System fault handler priority fields . . . . . . . . .775
Table 664. SHPR1 register bit assignments . . . . . . . . . .775
Table 665. SHPR2 register bit assignments . . . . . . . . . .775
Table 666. SHPR3 register bit assignments . . . . . . . . . .775
Table 667. SHCSR bit assignments . . . . . . . . . . . . . . . .776
Table 668. MMFSR bit assignments . . . . . . . . . . . . . . . .777
Table 669. BFSR bit assignments . . . . . . . . . . . . . . . . . .778
Table 670. UFSR bit assignments . . . . . . . . . . . . . . . . . .780
Table 671. HFSR bit assignments . . . . . . . . . . . . . . . . . .781
Table 672. MMFAR bit assignments . . . . . . . . . . . . . . . .781
Table 673. BFAR bit assignments . . . . . . . . . . . . . . . . . .782
Table 674. System timer registers summary . . . . . . . . . .783
Table 675. SysTick CTRL register bit assignments . . . . .783
Table 676. LOAD register bit assignments . . . . . . . . . . .784
Table 677. VAL register bit assignments . . . . . . . . . . . . .784
Table 678. CALIB register bit assignments . . . . . . . . . . .784
Table 679. Memory attributes summary . . . . . . . . . . . . .786
Table 680. MPU registers summary . . . . . . . . . . . . . . . .787
Table 681. TYPE register bit assignments. . . . . . . . . . . .787
Table 682. MPU CTRL register bit assignments . . . . . . .788
Table 683. RNR bit assignments . . . . . . . . . . . . . . . . . . .789
Table 684. RBAR bit assignments . . . . . . . . . . . . . . . . . .790
Table 685. RASR bit assignments . . . . . . . . . . . . . . . . . .791
Table 686. Example SIZE field values . . . . . . . . . . . . . . .791
Table 687. TEX, C, B, and S encoding . . . . . . . . . . . . . .792
Table 688. Cache policy for memory attribute encoding .792
Table 689. AP encoding . . . . . . . . . . . . . . . . . . . . . . . . .793
Table 690. Memory region attributes for a
microcontroller . . . . . . . . . . . . . . . . . . . . . . . .796
Table 691. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . .801
UM10360
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
User manual
Rev. 2 — 19 August 2010
814 of 840