LPC1767FBD100,551 NXP Semiconductors, LPC1767FBD100,551 Datasheet - Page 218

IC ARM CORTEX MCU 512K 100-LQFP

LPC1767FBD100,551

Manufacturer Part Number
LPC1767FBD100,551
Description
IC ARM CORTEX MCU 512K 100-LQFP
Manufacturer
NXP Semiconductors
Series
LPC17xxr

Specifications of LPC1767FBD100,551

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
100MHz
Connectivity
Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
Number Of I /o
70
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
2.4 V ~ 3.6 V
Data Converters
A/D 8x12b, D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Processor Series
LPC17
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
For Use With
622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
568-4967
935289808551

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1767FBD100,551
Quantity:
9 999
Part Number:
LPC1767FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
11.8 Pin description
11.9 Clocking and power management
UM10360
User manual
11.9.1 Power requirements
11.9.2 Clocks
Once data has been received or sent, the endpoint buffer can be read or written. How this
is accomplished depends on the endpoint’s type and operating mode. The two operating
modes for each endpoint are Slave (CPU-controlled) mode, and DMA mode.
In Slave mode, the CPU transfers data between RAM and the endpoint buffer using the
Register Interface. See
this mode.
In DMA mode, the DMA transfers data between RAM and the endpoint buffer. See
Section 11.15 “DMA operation”
Table 186. USB external interface
This section describes the clocking and power management features of the USB Device
Controller.
The USB protocol insists on power management by the device. This becomes very critical
if the device draws power from the bus (bus-powered device). The following constraints
should be met by a bus-powered device:
The USB device controller clocks are shown in
Name
V
USB_CONNECT
USB_UP_LED
USB_D+
USB_D-
1. A device in the non-configured state should draw a maximum of 100 mA from the bus.
2. A configured device can draw only up to what is specified in the Max Power field of
3. A suspended device can draw a maximum of 2.5 mA.
BUS
the configuration descriptor. The maximum value is 500 mA.
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 19 August 2010
Section 11.14 “Slave mode operation”
Direction
I
O
O
I/O
I/O
for a detailed description of this mode.
Description
V
via its corresponding PINSEL register, it is driven
HIGH internally.
SoftConnect control signal.
GoodLink LED control signal.
Positive differential data.
Negative differential data.
BUS
Chapter 11: LPC17xx USB device controller
status input. When this function is not enabled
Table 187
for a detailed description of
UM10360
© NXP B.V. 2010. All rights reserved.
218 of 840

Related parts for LPC1767FBD100,551