mpc823rg Freescale Semiconductor, Inc, mpc823rg Datasheet - Page 908

• Manufacturer Part Number: mpc823rg
• Description: Mpc823 Powerquicc Integrated Communications Processor For Portable Systems
• Manufacturer: Freescale Semiconductor, Inc

Communication Processor Module
16.13.3.1.1 Master Write. To begin a write operation to a slave device that contains
internal addresses, you must prepare a TX data buffer that is N+2 bytes in length. The first
byte contains the 7-bit device address followed by the write bit asserted (R/W = 0). The
second byte contains the internal base address of the write. The remaining N bytes contain
the data to be written to the slave. The slave device will process the N bytes of data
sequentially, starting at the specified base address.
To begin a master write operation to a slave device that does not contain internal addresses,
you must prepare a TX data buffer that is N+1 bytes long. The first byte contains the 7-bit
slave device address followed by the write bit asserted (R/W = 0). The remaining N bytes
contain the data to be written to the slave.
Next, when communicating to either slave device, the W and L bits must be set in the TX
buffer descriptor. Set the I bit in the TX buffer descriptor to enable the transmission status
to be updated in the I2CE register and to enable I
the TX buffer descriptor to prepare the buffer for transmission. The final step is to set the
STR bit in the I2COM register to initiate transmission. The data starts transmitting once the
SDMA channel loads the transmit FIFO with data and the I
SDA
NOTE: DATA AND ACK ARE REPEATED N TIMES.
Figure 16-127. Byte Write to Device without Internal Addresses
SDA
NOTE: DATA AND ACK ARE REPEATED N TIMES.
Figure 16-126. Byte Write to Device with Internal Addresses
Note: Some slave devices, such as serial E2PROMs, may have a minimum write cycle
S
T
A
R
T
DEVICE ADDR
time. For these devices, the I
after a write before initiating the next read or write. The required delay must be
implemented in software.
Freescale Semiconductor, Inc.
For More Information On This Product,
S
T
A
R
T
DEVICE ADDR
MPC823 REFERENCE MANUAL
W
Go to: www.freescale.com
A
C
K
BASE ADDR
W
A
C
K
2
C controller must wait a minimum amount of time
2
DATA BYTE
C interrupts to the core. Set the R bit in
A
C
K
2
C bus is not busy.
DATA BYTE
A
C
K
S
T
O
P
A
C
K
S
T
O
P
MOTOROLA