pc87591l-n05 National Semiconductor Corporation, pc87591l-n05 Datasheet - Page 88

no-image

pc87591l-n05

Manufacturer Part Number
pc87591l-n05
Description
Lpc Mobile Embedded Controller
Manufacturer
National Semiconductor Corporation
Datasheet
www.national.com
4.0 Embedded Controller Modules
4.2.5
Intermittent Operation Mode
When BPC bit in DMACNTLn is 0, channel n is in Intermittent mode. In this mode, the DMAC channel relinquishes the bus
after each transaction, regardless of the state of its DMA request input. In this way, the DMAC gives the core (and other
DMA channels) a chance to use the bus, even if a DMA device needs the bus for multiple transfers.
Continuous Operation Mode
When BPC bit in DMACNTLn register is 1, channel n is in Continuous mode. In this mode, a DMAC channel uses the bus
continuously, as long as its request is active and BLTCn > 0. This allows the channel to utilize the full bandwidth of the bus.
The activity of this channel cannot be interrupted by any other internal bus master, including higher priority DMAC channels.
It is the system designer’s responsibility to limit the duration of the DMA request to prevent bus starvation.
Bus Policy
Bus State
CLK
DMRQi
ADDR
DMACKi
Figure 29. DMAC Direct Bus Cycles in Intermittent Mode, DMRQ Asserted Constantly.
Bus State
CLK
DMRQi
ADDR
DMACKi
Figure 30. DMAC Direct Bus Cycles in Continuous Mode
T1
ADCA
T1
T2
ADCA
T2
(Continued)
Tidle
T1
88
Core Cycle Address
T1
ADCA
T2
T2
Tidle
Tidle
T1
Core Cycle Address
ADCA
T2
Revision 1.2

Related parts for pc87591l-n05