MC56F8257MLH Freescale Semiconductor, MC56F8257MLH Datasheet - Page 439

DSC 64K FLASH 60MHZ 64-LQFP

MC56F8257MLH

Manufacturer Part Number
MC56F8257MLH
Description
DSC 64K FLASH 60MHZ 64-LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxxr

Specifications of MC56F8257MLH

Core Processor
56800E
Core Size
16-Bit
Speed
60MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Ram Size
4K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x12b, D/A 1x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
64-LQFP
Product
DSCs
Processor Series
56800E
Core
56800E
Device Million Instructions Per Second
60 MIPs
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
54
Data Ram Size
8 KB
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8257MLH
Manufacturer:
MOTOLOLA
Quantity:
560
Part Number:
MC56F8257MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
13.3.10 MSCAN Transmitter Message Abort Request Register
The CAN_TARQ register allows abort request of queued messages
Address: CAN_TARQ – F440h base + 8h offset = F448h
Freescale Semiconductor
Reset
Read
Write
Bit
Reserved
Reserved
ABTRQ
TXEIE
15–3
15–3
Field
Field
2–0
2–0
15
0
(CAN_TARQ)
14
The CAN_TARQ register is held in the reset state when the
initialization mode is active (INITRQ=1 and INITAK=1). This
register is writable when not in initialization mode (INITRQ=0
and INITAK=0).
Read: Anytime
Write: Anytime when not in initialization mode
0
This read-only bitfield is reserved and always has the value zero.
Transmitter Empty Interrupt Enable
0
1
This read-only bitfield is reserved and always has the value zero.
Abort Request
The CPU sets the ABTRQx bit to request that a scheduled message buffer (TXEx=0) be aborted. The
MSCAN grants the request if the message has not already started transmission, or if the transmission is
not successful (lost arbitration or error). When a message is aborted, the associated TXE and abort
acknowledge flags are set and a transmit interrupt occurs if enabled. The CPU cannot reset ABTRQx.
ABTRQx is reset whenever the associated TXE flag is set.
No interrupt request is generated from this event.
A transmitter empty (transmit buffer available for transmission) event causes a transmitter empty
interrupt request.
13
0
12
0
MC56F825x/4x Reference Manual, Rev. 2, 10/2010
11
0
CAN_TARQ field descriptions
CAN_TIER field descriptions
Table continues on the next page...
10
0
Chapter 13 Freescale's Scalable Controller Area Network (MSCAN)
0
0
9
Preliminary
NOTE
0
8
Description
Description
0
7
0
6
0
5
0
4
0
3
0
2
ABTRQ
0
1
0
0
439

Related parts for MC56F8257MLH