MC56F8257MLH Freescale Semiconductor, MC56F8257MLH Datasheet - Page 245

• Manufacturer Part Number: MC56F8257MLH
• Description: DSC 64K FLASH 60MHZ 64-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8257MLH

• Core Processor: 56800E
• Core Size: 16-Bit
• Speed: 60MHz
• Connectivity: CAN, I²C, LIN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 54
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Ram Size: 4K x 16
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x12b, D/A 1x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 64-LQFP
• Product: DSCs
• Processor Series: 56800E
• Core: 56800E
• Device Million Instructions Per Second: 60 MIPs
• Maximum Clock Frequency: 60 MHz
• Number Of Programmable I/os: 54
• Data Ram Size: 8 KB
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 8 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Freescale Semiconductor
EDGCNTX_EN
ONESHOTX
INP_SELX
CX1CNT
CX0CNT
CFXWM
EDGX1
EDGX0
15–13
12–10
Field
9–8
5–4
3–2
7
6
1
Capture X1 FIFO Word Count
This field reflects the number of words in the Capture X1 FIFO. (FIFO depth is 1)
Capture X0 FIFO Word Count
This field reflects the number of words in the Capture X0 FIFO. (FIFO depth is 1)
Capture X FIFOs Water Mark
This field represents the water mark level for capture X FIFOs. The capture flags, STS[CFX1] and
STS[CFX0], won’t be set until the word count of the corresponding FIFO is greater than this water mark
level. (FIFO depth is 1)
Edge Counter X Enable
This bit enables the edge counter which counts rising and falling edges on the PWMX input signal.
0
1
Input Select X
This bit selects between the raw PWMX input signal and the output of the edge counter/compare circuitry
as the source for the input capture circuit.
0
1
Edge X 1
These bits control the input capture 1 circuitry by determining which input edges cause a capture event.
00
01
10
11
Edge X 0
These bits control the input capture 0 circuitry by determining which input edges cause a capture event.
00
01
10
11
One Shot Mode Aux
This bit selects between free running and one shot mode for the input capture circuitry.
0
Edge counter disabled and held in reset
Edge counter enabled
Raw PWMX input signal selected as source.
Output of edge counter/compare selected as source.NOTE:When this bitfield is set to 1, the internal
edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0]
and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in
either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one
or both of the capture registers.
Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed
first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit
1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed.
Disabled
Capture falling edges
Capture rising edges
Capture any edge
Disabled
Capture falling edges
Capture rising edges
Capture any edge
PWM_SM3CAPTCTRLX field descriptions
MC56F825x/4x Reference Manual, Rev. 2, 10/2010
Table continues on the next page...
Preliminary
Chapter 7 Enhanced Flex Pulse Width Modulator (eFlexPWM)
Description
245