R8A77800ANBGAV Renesas Electronics America, R8A77800ANBGAV Datasheet - Page 55

• Manufacturer Part Number: R8A77800ANBGAV
• Description: IC SUPERH MPU ROMLESS 449-BGA
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7780r

Specifications of R8A77800ANBGAV

• Core Processor: SH-4A
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: Audio Codec, MMC, Serial Sound, SCI, SIO, SPI, SSI
• Peripherals: DMA, POR, WDT
• Number Of I /o: 75
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.15 V ~ 1.35 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 449-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Item
FPU
Features
•
•
•
•
•
•
•
•
•
•
•
Note:
•
•
On-chip floating-point coprocessor
Supports single-precision (32 bits) and double-precision (64 bits)
Supports IEEE754-compliant data types and exceptions
Two rounding modes: Round to Nearest and Round to Zero
Handling of denormalized numbers: Truncation to zero or interrupt
generation for IEEE754 compliance
Floating-point registers: 32 bits × 16 words × 2 banks
(single-precision × 16 words or double-precision × 8 words) × 2 banks
32-bit CPU-FPU floating-point communication register (FPUL)
Supports FMAC (multiply-and-accumulate) instruction
Supports FDIV (divide) and FSQRT (square root) instructions
Supports FLDI0/FLDI1 (load constant 0/1) instructions
Instruction execution times
 Latency (FADD/FSUB): 3 cycles (single-precision), 5 cycles (double-
 Latency (FMAC/ FMUL): 5 cycles (single-precision), 7 cycles (double-
 Pitch (FADD/FSUB): 1 cycle (single-precision/double-precision)
 Pitch (FMAC/FMUL): 1 cycle (single-precision), 3 cycles (double-
3-D graphics instructions (single-precision only):
 4-dimensional vector conversion and matrix operations (FTRV): 4
 4-dimensional vector (FIPR) inner product: 1 cycle (pitch), 5 cycles
Ten-stage pipeline
precision)
precision)
precision)
cycles (pitch), 8 cycles (latency)
(latency)
FMAC is supported for single-precision only.
Rev.1.00 Dec. 13, 2005 Page 3 of 1286
Section 1 Overview
REJ09B0158-0100