R8A77800ANBGAV Renesas Electronics America, R8A77800ANBGAV Datasheet - Page 100

• Manufacturer Part Number: R8A77800ANBGAV
• Description: IC SUPERH MPU ROMLESS 449-BGA
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7780r

Specifications of R8A77800ANBGAV

• Core Processor: SH-4A
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: Audio Codec, MMC, Serial Sound, SCI, SIO, SPI, SSI
• Peripherals: DMA, POR, WDT
• Number Of I /o: 75
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.15 V ~ 1.35 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 449-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Section 2 Programming Model
2.5
Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in
an 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits in length
is sign-extended before being loaded into a register.
A word operand must be accessed starting from a word boundary (even address of a 2-byte unit:
address 2n), and a longword operand starting from a longword boundary (even address of a 4-byte
unit: address 4n). An address error will result if this rule is not observed. A byte operand can be
accessed from any address.
Big endian or little endian byte order can be selected for the data format. The endian should be set
with the external pin after a power-on reset. The endian cannot be changed dynamically. Bit
positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit
longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least
significant bit.
The data format in memory is shown in figure 2.7.
For the 64-bit data format, see figure 2.5.
Rev.1.00 Dec. 13, 2005 Page 48 of 1286
REJ09B0158-0100
Data Formats in Memory
Address A + 4
Address A + 8
Address A
7
31
15
31
Byte 0
A
Word 0
0 7
23
Figure 2.7 Data Formats in Memory
Byte 1 Byte 2 Byte 3
A + 1
Big endian
Longword
0 7
0 15
15
A + 2
Word 1
0 7
7
A + 3
0
0
0
0
7
31
15
31
A + 11
Byte 3
Word 1
0 7
23
A + 10 A + 9
Byte 2 Byte 1 Byte 0
Little endian
Longword
0 7
0
15
15
Word 0
0 7
7
A + 8
0
0
0
0
Address A + 8
Address A + 4
Address A