R4F24278NVFQU Renesas Electronics America, R4F24278NVFQU Datasheet - Page 339

• Manufacturer Part Number: R4F24278NVFQU
• Description: MCU 512K/48K 2.7-5.5V 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24278NVFQU

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, Smart Card, SPI, SSU, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 98
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

H8S/2427, H8S/2427R, H8S/2425 Group
Setting the DRMI bit in DRACCR to 1 enables an idle cycle to be inserted in the case of
consecutive read and write operations in DRAM/continuous synchronous DRAM space burst
access. Figures 7.93 and 7.94 show an example of the timing for idle cycle insertion in the case of
consecutive read and write accesses to DRAM/continuous synchronous DRAM space.
REJ09B0565-0100 Rev. 1.00
Jul 22, 2010
Figure 7.93 Example of Timing for Idle Cycle Insertion in Case of Consecutive Read and
UCAS, LCAS
Address bus
Note: n = 2 to 5
RASn (CSn)
WE (HWR)
Data bus
OE (RD)
Write Accesses to DRAM Space in RAS Down Mode
φ
T
p
DRAM space read
T
r
T
c1
T
c2
Idle cycle
DRAM space write
T
i
T
c1
T
Section 7 Bus Controller (BSC)
c2
Page 309 of 1448