R4F24278NVFQU Renesas Electronics America, R4F24278NVFQU Datasheet - Page 256

no-image

R4F24278NVFQU

Manufacturer Part Number
R4F24278NVFQU
Description
MCU 512K/48K 2.7-5.5V 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheet

Specifications of R4F24278NVFQU

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
33MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, Smart Card, SPI, SSU, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
98
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24278NVFQU
Manufacturer:
REALTEK
Quantity:
2 300
Part Number:
R4F24278NVFQU
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 7 Bus Controller (BSC)
When consecutively reading from the same area connected to a peripheral LSI whose output
floating time is long, data outputs from the peripheral LSI may conflict with address outputs from
this LSI. The data conflict can be avoided by inserting the CS assertion period extension cycle
after the access cycle. Figure 7.32 shows an example of the operation. In the figure, both bus
cycles A and B are read access cycles to the same area which is address/data multiplexed I/O
space. (a) shows an example of conflict occurring between data outputs from the peripheral LSI
whose output floating time is long and address outputs from this LSI because the CS assertion
period extension cycle is not inserted. (b) shows an example of the data conflict being avoided by
inserting the CS assertion period extension cycle.
Page 226 of 1448
Address/data
Address bus
bus
RD
CS
AH
φ
(a) Without CS assertion period extension cycle
Bus cycle A
Figure 7.32 Consecutive Read Accesses to Same Area
Output floating time is long
(CSXTn = 0)
(Address/Data Multiplexed I/O Space)
Bus cycle B
Data conflict
Address/data
Address bus
bus
RD
CS
AH
φ
Bus cycle A
(b) With CS assertion period extension cycle
H8S/2427, H8S/2427R, H8S/2425 Group
(CSXTn = 1)
REJ09B0565-0100 Rev. 1.00
Bus cycle B
Jul 22, 2010

Related parts for R4F24278NVFQU