AT32UC3A364-ALUT Atmel, AT32UC3A364-ALUT Datasheet - Page 946

• Manufacturer Part Number: AT32UC3A364-ALUT
• Description: IC MCU 64KB FLASH 144LQFP
• Manufacturer: Atmel
• Series: AVR®32 UC3r

Specifications of AT32UC3A364-ALUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: EBI/EMI, I²C, IrDA, MMC, SPI, SSC, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, POR, WDT
• Number Of I /o: 110
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: AT32UC3x
• Core: AVR32
• Data Bus Width: 32 bit
• Data Ram Size: 96 KB
• Interface Type: IrDA/SCI/SCIF/UDI
• Maximum Clock Frequency: 66 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR32, EWAVR32-BL, KSK-EVK1100-PL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATEXTWIFI, ATEVK1104
• Minimum Operating Temperature: - 40 C
• Controller Family/series: AT32UC3A
• No. Of I/o's: 110
• Ram Memory Size: 64KB
• Cpu Speed: 66MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• For Use With: ATEVK1104 - KIT DEV/EVAL FOR AVR32 AT32UC3AATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1100 - KIT DEV/EVAL FOR AVR32 AT32UC3A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

34.5
Table 34-7.
34.5.1
32072C–AVR32–2010/03
Instruction
OPCODE
Others
0x0C
0x0F
0x1C
0x1F
0x01
0x02
0x03
0x04
0x06
0x10
0x11
0x12
0x13
0x14
0x15
0x17
JTAG Instruction Summary
Security Restrictions
JTAG Instruction Summary
SAMPLE_PRELOAD
EXTEST
CLAMP
AVR_RESET
CHIP_ERASE
NEXUS_ACCESS
MEMORY_WORD_ACCESS
MEMORY_SERVICE
MEMORY_SIZED_ACCESS
SYNC
HALT
N/A
Instruction
IDCODE
INTEST
MEMORY_BLOCK_ACCESS
CANCEL_ACCESS
BYPASS
The implemented JTAG instructions in the 32-bit AVR are shown in the table below.
When the security fuse in the Flash is programmed, the following JTAG instructions are
restricted:
For description of what memory locations remain accessible, please refer to the SAB address
map.
Full access to these instructions is re-enabled when the security fuse is erased by the
CHIP_ERASE JTAG instruction.
Note that the security bit will read as programmed and block these instructions also if the Flash
Controller is statically reset.
• NEXUS_ACCESS
• MEMORY_WORD_ACCESS
• MEMORY_BLOCK_ACCESS
• MEMORY_SIZED_ACCESS
Description
Select the 32-bit Device Identification register as data register.
Take a snapshot of external pin values without affecting system operation.
Select boundary-scan chain as data register for testing circuitry external to
the device.
Select boundary-scan chain for internal testing of the device.
Bypass device through Bypass register, while driving outputs from boundary-
scan register.
Apply or remove a static reset to the device
Erase the device
Select the SAB Address and Data registers as data register for the TAP. The
registers are accessed in Nexus mode.
Select the SAB Address and Data registers as data register for the TAP.
Select the SAB Data register as data register for the TAP. The address is
auto-incremented.
Cancel an ongoing Nexus or Memory access.
Select the SAB Address and Data registers as data register for the TAP. The
registers are accessed in Memory Service mode.
Select the SAB Address and Data registers as data register for the TAP.
Synchronization counter
Halt the CPU for safe programming.
Bypass this device through the bypass register.
Acts as BYPASS
AT32UC3A3/A4
946