AT32UC3A364-ALUT Atmel, AT32UC3A364-ALUT Datasheet - Page 205

• Manufacturer Part Number: AT32UC3A364-ALUT
• Description: IC MCU 64KB FLASH 144LQFP
• Manufacturer: Atmel
• Series: AVR®32 UC3r

Specifications of AT32UC3A364-ALUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: EBI/EMI, I²C, IrDA, MMC, SPI, SSC, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, POR, WDT
• Number Of I /o: 110
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: AT32UC3x
• Core: AVR32
• Data Bus Width: 32 bit
• Data Ram Size: 96 KB
• Interface Type: IrDA/SCI/SCIF/UDI
• Maximum Clock Frequency: 66 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR32, EWAVR32-BL, KSK-EVK1100-PL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATEXTWIFI, ATEVK1104
• Minimum Operating Temperature: - 40 C
• Controller Family/series: AT32UC3A
• No. Of I/o's: 110
• Ram Memory Size: 64KB
• Cpu Speed: 66MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• For Use With: ATEVK1104 - KIT DEV/EVAL FOR AVR32 AT32UC3AATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1100 - KIT DEV/EVAL FOR AVR32 AT32UC3A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

15.6.8
15.6.8.1
Figure 15-30. Read and Write Cycles in Slow Clock Mode
32072C–AVR32–2010/03
NBS0, NBS1,
A[AD_MSB:2]
A0, A1
CLK_SMC
NWE
NCS
Slow Clock Mode
Slow clock mode waveforms
SLOW CLOCK MODE WRITE
1
NWECYCLES = 3
The SMC is able to automatically apply a set of “slow clock mode” read/write waveforms when
an internal signal driven by the SMC’s Power Management Controller is asserted because
CLK_SMC has been turned to a very slow clock rate (typically 32 kHz clock rate). In this mode,
the user-programmed waveforms are ignored and the slow clock mode waveforms are applied.
This mode is provided so as to avoid reprogramming the User Interface with appropriate wave-
forms at very slow clock rate. When activated, the slow mode is active on all chip selects.
Figure 15-30 on page 205
valid on all chip selects.
ters in slow clock mode.
Table 15-5.
Read Parameters
NRDSETUP
NRDPULSE
NCSRDSETUP
NCSRDPULSE
NRDCYCLE
1
Read and Write Timing Parameters in Slow Clock Mode
1
Duration (cycles)
Table 15-5 on page 205
illustrates the read and write operations in slow clock mode. They are
1
1
0
2
2
Write Parameters
NWESETUP
NWEPULSE
NCSWRSETUP
NCSWRPULSE
NWECYCLE
NBS0, NBS1,
A[AD_MSB:2]
indicates the value of read and write parame-
A0, A1
CLK_SMC
NRD
NCS
SLOW CLOCK MODE READ
AT32UC3A3/A4
NRDCYCLES = 2
1
Duration (cycles)
1
1
0
3
3
1
Page