DF2134AFA20V Renesas Electronics America, DF2134AFA20V Datasheet - Page 42

IC H8S/2100 MCU FLASH 80QFP

DF2134AFA20V

Manufacturer Part Number
DF2134AFA20V
Description
IC H8S/2100 MCU FLASH 80QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheets

Specifications of DF2134AFA20V

Core Processor
H8S/2000
Core Size
16-Bit
Speed
20MHz
Connectivity
IrDA, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
58
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
80-QFP
For Use With
3DK2166 - DEV EVAL KIT H8S/2166
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2134AFA20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Figure 15.8
Figure 15.9
Figure 15.10
Figure 15.11
Figure 15.12
Figure 15.13
Figure 15.14
Figure 15.15
Figure 15.16
Figure 15.17
Figure 15.18
Figure 15.19
Figure 15.20
Figure 15.21
Figure 15.22
Figure 15.23
Figure 15.24
Sec
Figure 16.1
Figure 16.2
Figure 16.3
Figure 16.4
Figure 16.5
Figure 16.6
Figure 16.7
Figure 16.8 (a) Example of Master Receive Mode Operation Timing
Figure 16.8 (b) Example of Master Receive Mode Operation Timing
Figure 16.9
Figure 16.10
Figure 16.11
Figure 16.12
Figure 16.13
Figure 16.14
Figure 16.15
Rev. 4.00 Jun 06, 2006 page xl of liv
tion 16 I
2
C Bus Interface [H8S/2138 Group Option]
Receive Data Sampling Timing in Asynchronous Mode .................................. 453
Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit) .............................................. 429
Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A) ...................................... 431
Sample Multiprocessor Serial Transmission Flowchart .................................... 432
Example of SCI Operation in Transmission
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) .......................... 434
Sample Multiprocessor Serial Reception Flowchart.......................................... 435
Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) .......................... 437
Data Format in Synchronous Communication................................................... 438
Sample SCI Initialization Flowchart ................................................................. 440
Sample Serial Transmission Flowchart ............................................................. 441
Example of SCI Operation in Transmission ...................................................... 443
Sample Serial Reception Flowchart................................................................... 444
Example of SCI Operation in Reception ........................................................... 445
Sample Flowchart of Simultaneous Serial Transmit and Receive Operations... 446
Block Diagram of IrDA Function...................................................................... 447
IrDA Transmit/Receive Operations................................................................... 448
Example of Synchronous Transmission by DTC .............................................. 454
Block Diagram of I
I
I
Formatless.......................................................................................................... 486
I
I
Example of Master Transmit Mode Operation Timing (MLS = WAIT = 0)..... 489
(MLS = ACKB = 0, WAIT = 1) ........................................................................ 491
(MLS = ACKB = 0, WAIT = 1) (cont).............................................................. 491
Example of Slave Receive Mode Operation Timing (1) (MLS = ACKB = 0) .. 493
Example of Slave Receive Mode Operation Timing (2) (MLS = ACKB = 0) .. 494
Example of Slave Transmit Mode Operation Timing (MLS = 0)...................... 496
IRIC Setting Timing and SCL Control.............................................................. 497
Block Diagram of Noise Canceler ..................................................................... 500
Flowchart for Master Transmit Mode (Example).............................................. 501
Flowchart for Master Receive Mode (Example) ............................................... 502
2
2
2
2
C Bus Interface Connections (Example: H8S/2138 Group Chip as Master)... 458
C Bus Data Formats (I
C Bus Data Format (Serial Format) ................................................................ 486
C Bus Timing .................................................................................................. 486
2
C Bus Interface .................................................................. 457
2
C Bus Formats)........................................................... 485

Related parts for DF2134AFA20V