UPD78F1174AGF-GAT-AX Renesas Electronics America, UPD78F1174AGF-GAT-AX Datasheet - Page 541

no-image

UPD78F1174AGF-GAT-AX

Manufacturer Part Number
UPD78F1174AGF-GAT-AX
Description
MCU 16BIT 78K0R/KX3 128-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3r
Datasheet

Specifications of UPD78F1174AGF-GAT-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, EBI/EMI, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
111
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1174AGF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
SDAr output
SCLr output
register mn
SDAr input
SDAr output
SCLr output
(2) Processing flow
register mn
TXEmn,
RXEmn
SOEmn
SDRmn
SDAr input
TSFmn
INTIICr
SEmn
STmn
Shift
TXEmn,
RXEmn
SOEmn
SDRmn
TSFmn
INTIICr
(a) When starting data reception
(b) When receiving last data
Remark
SSmn
SEmn
STmn
Shift
D2
Output is enabled by serial
communication operation
TXEmn = 1 / RXEmn = 0
“H”
Dummy data (FFH)
D1
m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 10, 11, 20, 21)
Shift operation
D0
ACK
Receive data
Figure 13-101. Timing Chart of Data Reception
D7
CHAPTER 13 SERIAL ARRAY UNIT
D7
User’s Manual U18432EJ5V0UD
D6
Output is stopped by serial communication operation
D6
TXEmn = 0 / RXEmn = 1
D5
Dummy data (FFH)
D5
TXEmn = 0 / RXEmn = 1
Reception of last byte
Dummy data (FFH)
D4
Shift operation
D4
D3
Shift operation
D3
D2
D1
D2
D0
D1
NACK
IIC operation stop
D0
SOmn bit
manipulation
ACK
Stop condition
Receive data
Receive data
CKOmn bit
manipulation
SOmn bit
manipulation
539

Related parts for UPD78F1174AGF-GAT-AX