EFM32G200F64 Energy Micro, EFM32G200F64 Datasheet - Page 429

• Manufacturer Part Number: EFM32G200F64
• Description: MCU 32BIT 64KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Geckor

Specifications of EFM32G200F64

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32G200
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

29.3.10 LCD Interrupt
29.3.11 Blink, Blank, and Animation Features
29.3.11.1 Blink
29.3.11.2 Blank
29.3.11.3 Animation State Machine
2010-09-06 - d0001_Rev1.00
The LCD interrupt can be used to synchronize data update. The FC interrupt flag is set at every LCD
Frame Counter Event, which must be set-up separately. The interrupt is enabled by setting FC bit in
LCD_IEN.
The LCD driver can be configured to blink, alternating all enabled segments between on and off. The blink
frequency is given by the CLK
427) for details regarding synchronization of the blink feature. The FC must be on for blink to work.
Setting BLANK in LCD_BACTRL will output the “OFF” waveform on all enabled segments, effectively
blanking the entire display. Writing the BLANK bit to zero disables the blanking and segment data will
be output as normal. See Section 29.3.8 (p. 427) for details regarding synchronization of blank.
The Animation State Machine makes it possible to enable different animations without updating the data
registers, allowing specialized patterns running on the LCD panel while the microcontroller remains in
Low Energy Mode and thus saving power consumption. The animation feature is available on segment 0
to 7 multiplexed with LCD_COM0. The animation is implemented as two programmable 8 bits registers
that are shifted left or right every other Animation state for a total of 16 states.
The shift operations applied to the shift registers are controlled by AREGASC and AREGBSC in
LCD_BACTRL as shown in the table below. Note also that the FC must be on for animation to work, as
it is the FC event that drives the animation state machine.
Table 29.12. LCD Animation Shift Register
The two registers are either OR’ed or AND’ed to achieve the displayed animation pattern. This is
controlled by ALOGSEL in LCD_BACTRL as shown in Table 29.13 (p. 429) . In addition, the regular
segment data SEGD0[7:0] is OR’ed with the animation pattern to generate the resulting output.
Table 29.13. LCD Animation Pattern
Each state is displayed one CLK
LCD_STATUS, software can identify which state that is currently active in the state sequence. Note that
AREGnSC, n = A
or B
00
01
10
11
ALOGSEL
0
1
Mode
NOSHIFT
SHIFTLEFT
SHIFTRIGHT
Reserved
Mode
AND
OR
EVENT
EVENT
frequency, see Section 29.3.9 (p. 427) . See Section 29.3.8 (p.
Description
No Shift operation
Animation register is shifted left (LCD_AREGA is shifted every odd state,
LCD_AREGB is shifted every even state)
Animation register is shifted right (LCD_AREGA is shifted every odd state,
LCD_AREGB is shifted every even state)
Reserved
Description
LCD_AREGA and LCD_AREGB are AND’ed together
LCD_AREGA and LCD_AREGB are OR’ed together
period, see Section 29.3.9 (p. 427) . By reading ASTATE in
...the world's most energy friendly microcontrollers
429
www.energymicro.com