EFM32G200F64 Energy Micro, EFM32G200F64 Datasheet - Page 308

• Manufacturer Part Number: EFM32G200F64
• Description: MCU 32BIT 64KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Geckor

Specifications of EFM32G200F64

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32G200
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

22.3.1 Pulse Counter Modes
22.3.1.1 Single Input Oversampling Mode
22.3.1.2 Externally Clocked Single Input Counter Mode
2010-09-06 - d0001_Rev1.00
Figure 22.1. PCNT Overview
The pulse counter can operate in single input oversampling mode (OVSSINGLE), externally clocked
single input counter mode (EXTCLKSINGLE) and externally clocked quadrature decoder mode
(EXTCLKQUAD). The following sections describe operation of each of the three modes and how they
are enabled. Input timing constraints are described in Section 22.3.3 (p. 310) and Section 22.3.4 (p.
310) .
This mode is enabled by writing OVSSINGLE (0x1) to the MODE field in the PCNTn_CTRL register and
disabled by writing DISABLE (0x0) to the same field. The LFACLK is configured from the registers in
the Clock Management Unit (CMU), Chapter 11 (p. 90) .
The optional pulse width filter is enabled by writing 1 to the FILT bit in the PCNTn_CTRL register.
Additionally, the PCNTn_S0IN input may be inverted, so that falling edges are counted, by writing 1 to
the EDGE bit in the PCNTn_CTRL register.
PCNTn_S0IN is the only observed input in this mode. This input is sampled by the LFACLK and the
number of detected positive or negative edges on PCNTn_S0IN appears in PCNTn_CNT. The counter
may be configured to count down by writing 1 to the CNTDIR bit in PCNTn_CTRL. Default is to count up.
Only the underflow (UF) and overflow (OF) interrupts flags in PCNTn_IF are set in this mode.
This mode is enabled by writing EXTCLKSINGLE (0x2) to the MODE field in the PCNTn_CTRL register
and disabled by writing DISABLE (0x0) to the same field. The external pin clock source must be
configured from the registers in the CMU (Chapter 11 (p. 90) ).
Positive edges on PCNTn_S0IN are used to clock the counter. PCNTn_S1IN is ignored in this mode. As
the LFACLK is not used in this mode, the PCNT module can operate in EM3. Like in the oversampling
mode, the counter may be configured to count down by writing 1 to the CNTDIR bit in the PCNTn_CTRL
register. Default is to count up.
The digital pulse width filter is not available in this mode. The analog de-glitch filter in the GPIO pads
is capable of removing some unwanted noise. However, this mode may be susceptible to spikes and
unintended pulses from devices such as mechanical switches, and is therefore most suited to take input
from electronic sensors etc. that generate single wire pulses.
CMU (conceptual)
Inverter
Inverter
LFACLK
switch
Clock
Pulse Width
Quadrature
decoder
Filter
...the world's most energy friendly microcontrollers
308
detector
Edge
EXTCLK_SINGLE
EXTCLK_QUAD
OVR_SINGLE
1
CNT
www.energymicro.com
TOP
Peripheral bus
TOPB