upd70f3422gj-gae-qs-ax Renesas Electronics Corporation., upd70f3422gj-gae-qs-ax Datasheet - Page 399

no-image

upd70f3422gj-gae-qs-ax

Manufacturer Part Number
upd70f3422gj-gae-qs-ax
Description
32-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet
16-bit Timer/Event Counter P (TMP)
<1> Count operation start flow
<2> TPnCCR0, TPnCCR1 register
setting change flow
(TPnCKS0 to TPnCKS2 bits)
Setting of TPnCCR0 register
Setting of TPnCCR1 register
Figure 11-24
Register initial setting
TPnCE bit = 1
TPnCCR0,
TPnCTL1,
TPnIOC0,
TPnIOC2,
TPnCCR1
TPnCTL0
START
Software processing flow in PWM output mode (1/2)
Preliminary User’s Manual U17566EE1V2UM00
Initial setting of these
registers is performed
before setting the
TPnCE bit to 1.
The TPnCKS0 to
TPnCKS2 bits can be
set at the same time
when counting is
enabled (TPnCE bit = 1).
TPnCCR1 write
processing is necessary
only when the set cycle
is changed.
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to the
CCRm buffer register.
<3> TPnCCR0, TPnCCR1 register
<4> TPnCCR0, TPnCCR1 register
<5> Count operation stop flow
setting change flow
setting change flow
Setting of TPnCCR1 register
Setting of TPnCCR0 register
Setting of TPnCCR1 register
TPnCE bit = 0
STOP
Counting is stopped.
Only writing of the TPnCCR1
register must be performed
when the set duty factor is
changed. When the counter is
cleared after setting, the
value of compare register m
is transferred to the CCRm
buffer register.
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to the
CCRm buffer register.
Chapter 11
399

Related parts for upd70f3422gj-gae-qs-ax