upd70f3422gj-gae-qs-ax Renesas Electronics Corporation., upd70f3422gj-gae-qs-ax Datasheet - Page 139

• Manufacturer Part Number: upd70f3422gj-gae-qs-ax
• Description: 32-bit Single-chip Microcontroller
• Manufacturer: Renesas Electronics Corporation.

Clock Generator
Bit position
7
1
Initial Value
Table 4-5
Address
Access
CMPLPSM
OSCSTAT
Bit name
(2)
CGSTAT - Clock Generator status register
The 8-bit CGSTAT register is read-only. It indicates the status of the main
oscillator and the status of the clock generator after wake-up from power save
mode.
This register can be read in 8-bit units.
FFFF F824
0000 1101
CGSTAT register contents
Preliminary User’s Manual U17566EE1V2UM00
CMPLPSM
R
7
Function
Completed power save mode entry:
This bit is cleared when the clock generator has accepted a power save mode
request. However if CGSTAT.CMLPSM was already 0 before a power save mode
request it can not be used as an indicator that the clock generator has accepted
this power save mode request.
This bit is set when the clock generator has completely set up it's power save
mode configuration, i.e. all registers are set up, PLL and SSCG are switched off.
However if CGSTAT.CMLPSM was already 1 before a power save mode request it
can not be used as the only indicator that the clock generator has completed
power save mode configuration.
If the clock generator has not accepted a power save mode request this bit
remains unchanged.
Refer also to ““CPU operation after power save mode release” on page 181”.
Main oscillator status indicator (determined by counter):
The OSCSTAT flag is cleared whenever the main oscillator is switched to stand-by
mode due to entering the Sub-WATCH or STOP mode.
After the main oscillator is restarted, the oscillation stabilization counter will count
up from 0 to 40.960 (approx. 10ms @ 4 MHz) to assure stable oscillator
operation. When the oscillation stabilization counter reaches 40.960, the counter
is stopped, and the OSCSTAT flag is set.
0: Power save mode configuration not completed.
1: Power save mode configuration completed.
0: Main oscillator has not settled.
1: Main oscillator has stabilized.
B
H
. The register is initialized by any reset.
.
R
6
0
R
5
0
R
4
0
R
3
1
R
2
1
OSCSTAT
R
1
Chapter 4
R
0
1
139