TMP93xy20FG Toshiba, TMP93xy20FG Datasheet - Page 175

no-image

TMP93xy20FG

Manufacturer Part Number
TMP93xy20FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP93xy20FG

Package
LQFP144
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
M/P
Rom Combinations
64
Ram Combinations
2
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
-
Adc 10-bit Channel
8
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
4
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
-
Dual Clock
Y
Number Of I/o Ports
88
Power Supply Voltage(v)
4.5 to 5.5
SBISR
(004EH)
Prohibit
read-
modify-
write
Note:
Bit symbol
Read/Write
After reset
Function
Bits 7 to 2 of this register function as the SBICR2 by writing.
Master/
slave
selection
status
monitor
MST
7
0
Figure 3.10.5 Register for I
Transmitter
/receiver
selection
status
monitor
Serial Bus Interface Status Register
TRX
6
0
I
status
monitor
2
C bus
93CS20-173
BB
5
0
INTS2
request
status
monitor
PIN
4
1
2
C Bus Mode (3/4)
R
Noise
detection
monitor
AL
3
0
Noise detection monitor
INTS2 request status
I
Transmitter/receiver selection status monitor
Master/slave selection status monitor
Last received bit monitor
“GENERAL CALL” detection monitor
Slave address match detection monitor
2
C bus status monitor
Slave
address
match
detection
monitor
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
AAS
2
0
Last received bit 0
Last received bit 1
Non “GENERAL CALL” detected
“GENERAL CALL” detected
Non slave address match or
“GENERAL CALL” detected
Slave address match or
“GENERAL CALL” detected
Non noise detected
Noise detected
Interrupt service requested
Interrupt service canceled
Bus free
Bus busy
Receiver
Transmitter
Slave
Master
“GENERAL
CALL”
detection
monitor
AD0
1
0
TMP93CS20
Last
received
bit monitor
2004-02-10
LRB
0
0

Related parts for TMP93xy20FG