LFEBS12UB Freescale Semiconductor, LFEBS12UB Datasheet - Page 763

• Manufacturer Part Number: LFEBS12UB
• Description: KIT STUDENT LEARNING S12 DG128
• Manufacturer: Freescale Semiconductor

Specifications of LFEBS12UB

• Architecture: 8/16-bit
• Code Gen Tools Included: Code Warrior
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12D
• Kit Contents: HCS12 DG128 Learning Kit
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 21
Serial Peripheral Interface (S12SPIV5)
21.1
The SPI module allows a duplex, synchronous, serial communication between the MCU and peripheral
devices. Software can poll the SPI status flags or the SPI operation can be interrupt driven.
21.1.1
21.1.2
The SPI includes these distinctive features:
21.1.3
The SPI functions in three modes: run, wait, and stop.
Freescale Semiconductor
Revision
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
Number
V05.00
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
•
•
•
•
•
•
•
•
Master mode and slave mode
Selectable 8 or 16-bit transfer width
Bidirectional mode
Slave select output
Mode fault error flag with CPU interrupt capability
Double-buffered data register
Serial clock with programmable polarity and phase
Control of SPI operation during wait mode
Introduction
Revision Date
Glossary of Terms
Features
Modes of Operation
24 Mar 2005
MOMI
MOSI
MISO
SISO
SCK
SPI
SS
21.3.2/21-767
Sections
Affected
MC9S12XE-Family Reference Manual , Rev. 1.23
Serial Peripheral Interface
Slave Select
Serial Clock
Master Output, Slave Input
Master Input, Slave Output
Master Output, Master Input
Slave Input, Slave Output
Table 21-1. Revision History
- Added 16-bit transfer width feature.
Description of Changes
763