LFEBS12UB Freescale Semiconductor, LFEBS12UB Datasheet - Page 480

• Manufacturer Part Number: LFEBS12UB
• Description: KIT STUDENT LEARNING S12 DG128
• Manufacturer: Freescale Semiconductor

Specifications of LFEBS12UB

• Architecture: 8/16-bit
• Code Gen Tools Included: Code Warrior
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12D
• Kit Contents: HCS12 DG128 Learning Kit
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 11 S12XE Clocks and Reset Generator (S12XECRGV1)
11.3.2.7
This register controls the IPLL functionality.
480
Module Base + 0x0006
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
COPWAI
PLLSEL
PLLWAI
RTIWAI
XCLKS
Reset
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
PSTP
Field
7
6
5
3
1
0
W
R
CME
PLL Select Bit
Write: Anytime.
Writing a one when LOCK=0 has no effect. This prevents the selection of an unstable PLLCLK as SYSCLK.
PLLSEL bit is cleared when the MCU enters Self Clock Mode, Stop Mode or Wait Mode with PLLWAI bit set.
It is recommended to read back the PLLSEL bit to make sure PLLCLK has really been selected as
SYSCLK, as LOCK status bit could theoretically change at the very moment writing the PLLSEL bit.
0 System clocks are derived from OSCCLK (f
1 System clocks are derived from PLLCLK (f
Pseudo Stop Bit
Write: Anytime
This bit controls the functionality of the oscillator during Stop Mode.
0 Oscillator is disabled in Stop Mode.
1 Oscillator continues to run in Stop Mode (Pseudo Stop).
Note: Pseudo Stop Mode allows for faster STOP recovery and reduces the mechanical stress and aging of the
Oscillator Configuration Status Bit — This read-only bit shows the oscillator configuration status.
0 Loop controlled Pierce Oscillator is selected.
1 External clock / full swing Pierce Oscillator is selected.
PLL Stops in Wait Mode Bit
Write: Anytime
If PLLWAI is set, the S12XECRG will clear the PLLSEL bit before entering Wait Mode. The PLLON bit remains
set during Wait Mode but the IPLL is powered down. Upon exiting Wait Mode, the PLLSEL bit has to be set
manually if PLL clock is required.
0 IPLL keeps running in Wait Mode.
1 IPLL stops in Wait Mode.
RTI Stops in Wait Mode Bit
Write: Anytime
0 RTI keeps running in Wait Mode.
1 RTI stops and initializes the RTI dividers whenever the part goes into Wait Mode.
COP Stops in Wait Mode Bit
Normal modes: Write once
Special modes: Write anytime
0 COP keeps running in Wait Mode.
1 COP stops and initializes the COP counter whenever the part goes into Wait Mode.
S12XECRG IPLL Control Register (PLLCTL)
1
7
resonator in case of frequent STOP conditions at the expense of a slightly increased power consumption.
PLLON
Figure 11-9. S12XECRG IPLL Control Register (PLLCTL)
1
6
MC9S12XE-Family Reference Manual , Rev. 1.23
Table 11-6. CLKSEL Field Descriptions
FM1
5
0
FM0
BUS
0
4
BUS
Description
= f
= f
PLL
OSC
FSTWKP
/ 2).
/ 2).
0
3
PRE
2
0
Freescale Semiconductor
PCE
0
1
SCME
1
0